Generally, an integrated circuit, an apparatus and a method for buffering analog information capture first analog information with a capture element and store at least portions of the analog information in a first passive variable resistance memory element coupled to the capture element and in a second passive variable resistance memory element. The portions of the analog information stored in the first passive variable resistance memory element and in the second passive variable resistance memory element may be the same or may be different.