Invention Grant
US09281271B2 Stub minimization using duplicate sets of signal terminals having modulo-x symmetry in assemblies without wirebonds to package substrate
有权
使用在组件中具有模数x对称性的重复的信号端子组的短截线最小化,而没有引线封装衬底
- Patent Title: Stub minimization using duplicate sets of signal terminals having modulo-x symmetry in assemblies without wirebonds to package substrate
- Patent Title (中): 使用在组件中具有模数x对称性的重复的信号端子组的短截线最小化,而没有引线封装衬底
-
Application No.: US14187627Application Date: 2014-02-24
-
Publication No.: US09281271B2Publication Date: 2016-03-08
- Inventor: Richard Dewitt Crisp , Wael Zohni , Belgacem Haba , Frank Lambrecht
- Applicant: Invensas Corporation
- Applicant Address: US CA San Jose
- Assignee: Invensas Corporation
- Current Assignee: Invensas Corporation
- Current Assignee Address: US CA San Jose
- Agency: Lerner, David, Littenberg, Krumholz & Mentlik, LLP
- Main IPC: H01L23/50
- IPC: H01L23/50 ; H01L23/00 ; H01L25/065 ; H01L23/12 ; H01L23/498 ; G11C5/06

Abstract:
A microelectronic assembly can include a circuit panel having first and second panel contacts at respective first and second surfaces thereof, and first and second microelectronic packages each having terminals mounted to the respective panel contacts. Each package can include a microelectronic element having a face and contacts thereon, a substrate having first and second surfaces, and terminals on the second surface configured for connecting the package with an external component. The terminals can include first terminals at positions within first and second parallel grids. The first terminals can be configured to carry address information usable by circuitry within the package to determine an addressable memory location from among all the available addressable memory locations of a memory storage array within the microelectronic element. Signal assignments of the first terminals in the first grid can be a mirror image of signal assignments of the first terminals in the second grid.
Public/Granted literature
Information query
IPC分类: