Invention Grant
US09397686B2 Method and system for a low input voltage low impedance termination stage for current inputs 有权
用于电流输入的低输入电压低阻抗终端级的方法和系统

Method and system for a low input voltage low impedance termination stage for current inputs
Abstract:
A low input voltage low impedance termination stage for current inputs may include an output stage for an electrical circuit, the output stage including input cascode transistors and stacked output transistors. A source-follower feedback path for the input cascode transistors may include a feedback transistor with its gate terminal coupled to a drain terminal of a first of the input cascode transistors, a drain of the feedback transistor coupled to a supply voltage, and a source terminal of the feedback transistor coupled to a current source. A current source may be coupled to the drain of the first of the input cascode transistors. The supply voltage may be coupled to the stacked output transistors via a load resistor. The input cascode transistors, the feedback transistor, and the stacked output transistors may include complementary metal-oxide semiconductor (CMOS) transistors.
Information query
Patent Agency Ranking
0/0