Invention Grant
US09412902B2 Semiconductor structure with stress-reducing buffer structure 有权
具有减压缓冲结构的半导体结构

Semiconductor structure with stress-reducing buffer structure
Abstract:
A semiconductor structure comprising a buffer structure and a set of semiconductor layers formed adjacent to a first side of the buffer structure is provided. The buffer structure can have an effective lattice constant and a thickness such that an overall stress in the set of semiconductor layers at room temperature is compressive and is in a range between approximately 0.1 GPa and 2.0 GPa. The buffer structure can be grown using a set of growth parameters selected to achieve the target effective lattice constant a, control stresses present during growth of the buffer structure, and/or control stresses present after the semiconductor structure has cooled.
Public/Granted literature
Information query
Patent Agency Ranking
0/0