Invention Grant
US09558951B2 Trap rich layer with through-silicon-vias in semiconductor devices 有权
在半导体器件中通过硅通孔捕获富层

Trap rich layer with through-silicon-vias in semiconductor devices
Abstract:
An integrated circuit chip is formed with a circuit layer, a trap rich layer and through-semiconductor-vias. The trap rich layer is formed above the circuit layer. The through-semiconductor-vias are also formed above the circuit layer. In some embodiments, the circuit layer is included in a wafer, and the trap rich layer and through-semiconductor-vias are included in another wafer. The two wafers are bonded together after formation of the trap rich layer and through-semiconductor-vias. Additionally, in some embodiments, yet another wafer may also be bonded to the wafer that includes the trap rich layer and through-semiconductor-vias. Furthermore, in some embodiments, another circuit layer may be formed in the wafer that includes the trap rich layer and through-semiconductor-vias.
Public/Granted literature
Information query
Patent Agency Ranking
0/0