Invention Grant
- Patent Title: Managing sectored cache
-
Application No.: US14721625Application Date: 2015-05-26
-
Publication No.: US09767041B2Publication Date: 2017-09-19
- Inventor: Aravindh V. Anantaraman , Zvika Greenfield , Israel Diamand , Anant V. Nori , Pradeep Ramachandran , Nir Misgav
- Applicant: Intel Corporation
- Applicant Address: US CA Santa Clara
- Assignee: Intel Corporation
- Current Assignee: Intel Corporation
- Current Assignee Address: US CA Santa Clara
- Agency: Thorpe North & Western, LLP
- Main IPC: G06F12/12
- IPC: G06F12/12 ; G06F12/08 ; G06F12/121 ; G06F12/0891 ; G06F12/0804 ; G06F12/0868 ; G06F12/0893 ; G06F12/0864 ; G06F12/123 ; G06F12/128 ; G06F9/44

Abstract:
Apparatus, systems, and methods to manage memory operations are described. In one example, a controller comprises logic to receive a first transaction to operate on a first data element in the cache memory, perform a lookup operation for the first data element in the volatile memory and in response to a failed lookup operation, to generate a cache scrub hint forward the cache scrub hint to a cache scrub engine and identify one or more cache lines to scrub based at least in part on the cache scrub hint. Other examples are also disclosed and claimed.
Public/Granted literature
- US20160350237A1 MANAGING SECTORED CACHE Public/Granted day:2016-12-01
Information query