Reducing latency by persisting data relationships in relation to corresponding data in persistent memory
Abstract:
A processor or system may include a memory controller to store, in a pre-allocated portion of bit-addressable, random access persistent memory (PM), a relationship between a group of addresses being stored in the PM according to a set of instructions when executed. The memory controller is further to retrieve the relationship when accessing an address from the groups of addresses.
Information query
Patent Agency Ranking
0/0