Invention Grant
- Patent Title: Controlled solder height packages and assembly processes
-
Application No.: US13631939Application Date: 2012-09-29
-
Publication No.: US09960105B2Publication Date: 2018-05-01
- Inventor: Hongin Jiang , Arun Kumar C. Nallani , Wei Tan
- Applicant: INTEL CORPORATION
- Applicant Address: US CA Santa Clara
- Assignee: INTEL CORPORATION
- Current Assignee: INTEL CORPORATION
- Current Assignee Address: US CA Santa Clara
- Agency: Konrad Raynes Davda & Victor LLP
- Agent Alan S. Raynes
- Main IPC: H01L23/498
- IPC: H01L23/498 ; H01L23/48 ; H01L21/48

Abstract:
An apparatus comprises a substrate including a surface and a plurality of bonding pads positioned on the surface. The apparatus also includes a material comprising a solder positioned on the bonding pads and extending a distance outward therefrom. A first of the bonding pads in a first location on the substrate surface includes the solder extending a first distance outward therefrom. A second of the bonding pads in a second location on the substrate surface includes the solder extending a second distance outward therefrom. The first distance is different than the second distance. Other embodiments are described and claimed.
Public/Granted literature
- US20140091457A1 CONTROLLED SOLDER HEIGHT PACKAGES AND ASSEMBLY PROCESSES Public/Granted day:2014-04-03
Information query
IPC分类: