中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

37 records (took 0.033 seconds)

    Real time measurement of virtualization I/O processing delays
    3.
    发明专利
    Real time measurement of virtualization I/O processing delays 未知

    公开(公告)号：GB2517619A

    公开(公告)日：2015-02-25

    申请号：GB201421848

    申请日：2013-05-21

    Applicant: IBM

    Inventor： YUDENFRIEND HARRY ,  OAKES KENNETH JAMES ,  GASSERT FRANCIS

    IPC: G06F11/34 ,  G06F9/455

    Abstract: A computer system includes memory divided into a plurality of logical partitions (LPARs), each LPAR running one of a plurality of instances of an operating system (O/S). The system also includes a processor configured to run a hypervisor program to manage operation of the plurality of LPARs. The processor determines a reference I/O service time of an I/O operation on a server, measures an actual I/O service time of the operation, and determines a delay time of virtualization on the server based on the reference I/O service time and the actual I/O service time.

    Store storage class memory information command
    4.
    发明专利
    Store storage class memory information command 未知

    公开(公告)号：GB2506073A

    公开(公告)日：2014-03-19

    申请号：GB201400048

    申请日：2012-05-25

    Applicant: IBM

    Inventor： GAINEY CHARLES JR ,  OAKES KENNETH JAMES ,  MATHIAS THOMAS BRIAN ,  SZWED PETER KENNETH ,  DRIEVER PETER DANA ,  SUTTON PETER GRIMM ,  YUDENFRIEND HARRY ,  TZORTZATOS ELPIDA ,  GLASSEN STEVEN GARDNER

    IPC: G06F13/38

    Abstract: Provided is a method of executing an instruction to execute a Store Storage Class Memory Information command in a computing environment comprising main storage and storage class memory, the method comprising: obtaining by an input/output (I/O) subsystem a request block, the request block comprising a command code indicating the Store Storage Class Memory Information command; based on the command code, obtaining by the I/O subsystem information relating to the storage class memory; and storing the information in a response block, the response block configured to include a header area and a storage class memory address list of one or more entries representing one or more storage class memory increments that occupy one or more ranges of storage class memory addresses, and wherein the storing the information comprises storing header information in the header area and storing the one or more entries in the response block, wherein the header area includes parameters about the list of one or more entries including an indication of a size of storage class memory increments.

    Using extended asynchronous data mover indirect data address words
    7.
    发明专利
    Using extended asynchronous data mover indirect data address words 未知

    公开(公告)号：AU2012266572B2

    公开(公告)日：2015-09-10

    申请号：AU2012266572

    申请日：2012-05-25

    Applicant: IBM

    Inventor： OAKES KENNETH JAMES ,  SUTTON PETER GRIMM ,  DRIEVER PETER DANA ,  YUDENFRIEND HARRY ,  GLASSEN STEVEN GARDNER

    IPC: G06F13/12

    Abstract: Provided is a method of executing a Start Subchannel instruction in a computing environment comprising main storage and storage class memory, said method comprising: responsive to determining that a subchannel identified by the Start Subchannel instruction is an Asynchronous Data Mover (ADM) subchannel, performing: obtaining an operation request block from main storage, the operation request block comprising an address of an operation block;based on the address of the operation block, obtaining the operation block from main storage, the operation block consisting of a request block, a response block, and one or more move specification blocks (MSBs), wherein the request block comprises an MSB count field having a value indicating the number of one or more MSBs included in and referenced by the operation block, wherein the response block is configured to hold exception conditions, wherein each move specification block is configured to include an operation code field, a block count field, a main storage address field, a storage class memory address field, a block size field and a flags field; for each MSB block of the operation block, obtaining a move specification block of the one or more move specification blocks, and: determining based on the flags field that the obtained move specification block is configured to obtain a list of one or more indirect data address words, the list of one or more indirect data address words located at a first main storage address of the main storage address field of the obtained MSB;for each block of data specified by the obtained MSB, obtaining from the list of one or more indirect data address words a second main storage address, wherein a number of blocks and a block size are determined based on the block count field and the block size field of the obtained MSB;determining based on an operation code of the operation code field in the obtained move specification block that the obtained move specification block is configured to move blocks of data; and based on the obtained move specification block, moving each block of data between the main storage and the storage class memory, wherein an address of a main storage location used for the move of a block of data is obtained using a respective second main storage address and an address of the storage class memory used for the move is obtained using the storage class memory address field.

    Data returned responsive to executing a start subchannel instruction
    10.
    发明专利
    Data returned responsive to executing a start subchannel instruction 未知

    公开(公告)号：AU2012266573A1

    公开(公告)日：2013-05-02

    申请号：AU2012266573

    申请日：2012-05-25

    Applicant: IBM

    Inventor： SZWED PETER KENNETH ,  OAKES KENNETH JAMES ,  SUTTON PETER GRIMM ,  DRIEVER PETER DANA ,  YUDENFRIEND HARRY ,  GLASSEN STEVEN GARDNER

    IPC: G06F13/12 ,  G06F13/28

    Abstract: Provided is a method of executing a Start Subchannel instruction in a computing environment comprising main storage and storage class memory, said method comprising: responsive to determining that a subchannel identified by the Start Subchannel instruction is an Asynchronous Data Mover (ADM) subchannel, performing: obtaining an operation request block from main storage, the operation request block comprising an address of an operation block; based on the address of the operation block, obtaining the operation block from main storage, the operation block consisting of a request block, a response block, and one or more first move specification blocks (MSBs), wherein the request block comprises an MSB count field having a value indicating the number of one or more MSBs included in and referenced by the operation block, wherein the response block is configured to hold exception conditions, wherein each move specification block is configured to include an operation code field, a block count field, a main storage address field for addressing main storage, a storage class memory address field for addressing storage class memory, a block size field and a flags field; obtaining a move specification block of the one or more move specification blocks; determining based on the operation code in the obtained move specification block an operation that the obtained move specification block is configured to perform on blocks of storage class memory; based on the move specification block, initiating the operation on the blocks of storage class memory associated with a storage class memory address of the storage class memory address field; and responsive to at least initiating the operation and encountering an exception condition, storing information within the response block, wherein the response block comprises an exception flags field, a field validity field, a failing MSB address field, a failing indirect data address word (AIDAW) address field, a failing main storage address field and a failing storage class memory address field, the information relating to one or more exceptions resulting from the operation, wherein the one or more exceptions are related to at least one of: main storage associated with a main storage address of the main storage address field, storage class memory associated with a storage class memory address of the storage class memory address field, or the obtained move specification block, and wherein the information includes an indication of an exception and additional information relating to the exception, the additional information specifying one or more address exceptions.

Patent Agency Ranking