-
公开(公告)号:US10909039B2
公开(公告)日:2021-02-02
申请号:US16355015
申请日:2019-03-15
Applicant: Intel Corporation
Inventor: Vikranth Vemulapalli , Lakshminarayanan Striramassarma , Mike MacPherson , Aravindh Anantaraman , Ben Ashbaugh , Murali Ramadoss , William B. Sadler , Jonathan Pearce , Scott Janus , Brent Insko , Vasanth Ranganathan , Kamal Sinha , Arthur Hunter, Jr. , Prasoonkumar Surti , Nicolas Galoppo von Borries , Joydeep Ray , Abhishek R. Appu , ElMoustapha Ould-Ahmed-Vall , Altug Koker , Sungye Kim , Subramaniam Maiyuran , Valentin Andrei
IPC: G09G5/36 , G06F12/0862 , G06T1/20 , G06T1/60
Abstract: Embodiments are generally directed to data prefetching for graphics data processing. An embodiment of an apparatus includes one or more processors including one or more graphics processing units (GPUs); and a plurality of caches to provide storage for the one or more GPUs, the plurality of caches including at least an L1 cache and an L3 cache, wherein the apparatus to provide intelligent prefetching of data by a prefetcher of a first GPU of the one or more GPUs including measuring a hit rate for the L1 cache; upon determining that the hit rate for the L1 cache is equal to or greater than a threshold value, limiting a prefetch of data to storage in the L3 cache, and upon determining that the hit rate for the L1 cache is less than a threshold value, allowing the prefetch of data to the L1 cache.
-
公开(公告)号:US20210027416A1
公开(公告)日:2021-01-28
申请号:US16929790
申请日:2020-07-15
Applicant: Intel Corporation
Inventor: Travis T. Schluessler , Abhishek R. Appu , Ankur N. Shah , Joydeep Ray , Altug Koker , Jacek Kwiatkowski , Ingo Wald , Jefferson Amstutz , Johannes Guenther , Gabor Liktor , Elmoustapha Ould-Ahmed-Vall
Abstract: Systems, apparatuses, and methods may provide for technology to process graphical data, and to modify a runtime environment in a parallel computing platform for a graphic environment.
-
公开(公告)号:US20210020143A1
公开(公告)日:2021-01-21
申请号:US16885810
申请日:2020-05-28
Applicant: Intel Corporation
Inventor: Altug Koker , Louis Feng , Tomasz Janczak , Andrew T. Lauritzen , David M. Cimini , Abhishek R. Appu
Abstract: Systems, apparatuses and methods may provide for technology that detects a memory fence in a thread, adds a group identifier to one or more memory operations in the thread that follow the memory fence, and sends the one or more memory operations and the group identifier to a memory structure. In one example, the group identifier is used to track completion of the one or more memory operations.
-
公开(公告)号:US20210012722A1
公开(公告)日:2021-01-14
申请号:US16939916
申请日:2020-07-27
Applicant: Intel Corporation
Inventor: Arthur J. Runyan , Richmond Hicks , Nausheen Ansari , Narayan Biswal , Ya-Ti Peng , Abhishek R. Appu , Wen-Fu Kao , Sang-Hee Lee , Joydeep Ray , Changliang Wang , Satyanarayana Avadhanam , Scott Janus , Gary Smith , Nilesh V. Shah , Keith W. Rowe , Robert J. Johnston
IPC: G09G3/34 , G09G3/36 , B60R1/00 , G09G5/10 , G09G5/14 , G09G5/38 , G06F3/147 , G02B27/01 , G09G5/00
Abstract: Often when there is a glare on a display screen the user may be able to mitigate the glare by tilting or otherwise moving the screen or changing their viewing position. However, when driving a car there are limited options for overcoming glares on the dashboard, especially when you are driving for a long distance in the same direction. Embodiments are directed to eliminating such glare. Other embodiments are related to mixed reality (MR) and filling in occluded areas.
-
公开(公告)号:US20210011730A1
公开(公告)日:2021-01-14
申请号:US16937132
申请日:2020-07-23
Applicant: Intel Corporation
Inventor: Prasoonkumar Surti , Abhishek R. Appu , Joydeep Ray , Subramaniam M. Malyuran , Altug Koker
IPC: G06F9/38 , G06F12/0875 , G06T1/20 , G06F12/06 , G06T1/60 , G06T15/00 , H04N19/423 , H04N19/436 , G06F9/30 , G06F9/50 , G09G5/393
Abstract: An apparatus to facilitate memory tiling is disclosed. The apparatus includes a memory, one or more execution units (EUs) to execute a plurality of processing threads via access to the memory and tiling logic to apply a tiling pattern to memory addresses for data stored in the memory.
-
公开(公告)号:US10831598B2
公开(公告)日:2020-11-10
申请号:US16284912
申请日:2019-02-25
Applicant: INTEL CORPORATION
Inventor: Altug Koker , Abhishek R. Appu , Kiran C. Veernapu , Joydeep Ray
Abstract: Methods and apparatus relating to techniques for avoiding cache lookup for cold cache. In an example, an apparatus comprises logic, at least partially comprising hardware logic, to receive metadata from an application, wherein the meta data indicates one or more processing operations which can accommodate a predetermined level of bit errors in read operations from memory, determine, from the metadata, pixel data for which error correction code bypass is acceptable, and generate one or more error correction code bypass hints for subsequent cache access to the pixel data for which error correction code bypass is acceptable, and transmit the one or more error correction code bypass hints to a graphics processing pipeline. Other embodiments are also disclosed and claimed.
-
公开(公告)号:US20200349091A1
公开(公告)日:2020-11-05
申请号:US16881271
申请日:2020-05-22
Applicant: Intel Corporation
Inventor: Abhishek R. Appu , Joydeep Ray , James A. Valerio , Altug Koker , Prasoonkumar Surti , Balaji Vembu , Wenyin Fu , Bhushan M. Borole , Kamal Sinha
IPC: G06F12/128 , G06F12/0811 , G06F13/40 , G06F12/12 , G06T1/60 , G06F12/0897 , G06F12/084
Abstract: A hybrid hierarchical cache is implemented at the same level in the access pipeline, to get the faster access behavior of a smaller cache and, at the same time, a higher hit rate at lower power for a larger cache, in some embodiments. A split cache at the same level in the access pipeline includes two caches that work together. In the hybrid, split, low level cache (e.g., L1) evictions are coordinated locally between the two L1 portions, and on a miss to both L1 portions, a line is allocated from a larger L2 cache to the smallest L1 cache.
-
公开(公告)号:US20200348897A1
公开(公告)日:2020-11-05
申请号:US16881262
申请日:2020-05-22
Applicant: Intel Corporation
Inventor: Eric J. Asperheim , Subramaniam M. Maiyuran , Kiran C. Veernapu , Sanjeev S. Jahagirdar , Balaji Vembu , Devan Burke , Philip R. Laws , Kamal Sinha , Abhishek R. Appu , Elmoustapha Ould-Ahmed-Vall , Peter L. Doyle , Joydeep Ray , Travis T. Schluessler , John H. Feit , Nikos Kaburlasos , Jacek Kwiatkowski , Altug Koker
IPC: G06F3/14 , G06F3/01 , G09G5/391 , G06F3/0484
Abstract: In accordance with some embodiments, the render rate is varied across and/or up and down the display screen. This may be done based on where the user is looking in order to reduce power consumption and/or increase performance. Specifically the screen display is separated into regions, such as quadrants. Each of these regions is rendered at a rate determined by at least one of what the user is currently looking at, what the user has looked at in the past and/or what it is predicted that the user will look at next. Areas of less focus may be rendered at a lower rate, reducing power consumption in some embodiments.
-
公开(公告)号:US20200341942A1
公开(公告)日:2020-10-29
申请号:US16847781
申请日:2020-04-14
Applicant: Intel Corporation
Inventor: Joydeep Ray , James A. Valerio , Altug Koker , Abhishek R. Appu , Vasanth Ranganathan
Abstract: A shared local memory data crossbar may be implemented in multiple stages. With this approach, the number of multiplexer cells can be reduced by fifty percent (50%) or more in some embodiments.
-
100.
公开(公告)号:US20200334896A1
公开(公告)日:2020-10-22
申请号:US16865587
申请日:2020-05-04
Applicant: Intel Corporation
Inventor: Prasoonkumar Surti , Karthik Vaidyanathan , Atsuo Kuwahara , Hugues Labbe , Sameer Kp , Jonathan Kennedy , Abhishek R. Appu , Jeffery S. Boles , Balaji Vembu , Michael Apodaca , Slawomir Grajewski , Gabor Liktor , David M. Cimini , Andrew T. Lauritzen , Travis T. Schluessler , Murali Ramadoss , Abhishek Venkatesh , Joydeep Ray , Kai Xiao , Ankur N. Shah , Altug Koker
Abstract: The systems, apparatuses and methods may provide a way to adaptively process and aggressively cull geometry data. Systems, apparatuses and methods may provide for processing, by a positional only shading pipeline (POSH), geometry data including surface triangles for a digital representation of a scene. More particularly, systems, apparatuses and methods may provide a way to identify surface triangles in one or more exclusion zones and non-exclusion zones, and cull surface triangles surface triangles in one or more exclusion zones.
-
-
-
-
-
-
-
-
-