Analog to digital ramp converter
    91.
    发明公开
    Analog to digital ramp converter 审中-公开
    模拟/数字-Rampenumsetzer

    公开(公告)号:EP2456075A1

    公开(公告)日:2012-05-23

    申请号:EP10306271.7

    申请日:2010-11-18

    CPC classification number: H03M1/58 H03M1/201 H03M1/56

    Abstract: The invention concerns a method of analog to digital voltage conversion comprising: generating a quadratic signal based on the square of a time signal (t); generating a ramp signal (V RMP ) based on said quadratic signal; and converting an analog input voltage to a digital output value based on a time duration determined by a comparison of said analog input voltage with said ramp signal.

    Abstract translation: 本发明涉及一种模数电压转换方法,包括:基于时间信号(t)的平方产生二次信号; 基于所述二次信号产生斜坡信号(V RMP); 并且基于由所述模拟输入电压与所述斜坡信号的比较确定的持续时间,将模拟输入电压转换为数字输出值。

    Analog-to-digital conversion apparatus, analog-to-digital conversion method, and electronic device
    92.
    发明公开
    Analog-to-digital conversion apparatus, analog-to-digital conversion method, and electronic device 有权
    模数转换装置,模数转换方法和电子设备

    公开(公告)号:EP2405578A2

    公开(公告)日:2012-01-11

    申请号:EP11168860.2

    申请日:2011-06-07

    Inventor: Nakada, Masato

    CPC classification number: H03M1/201

    Abstract: An AD conversion apparatus includes a shift signal generating portion configured to generate n shift signals ( n is a natural number greater than one) of which amplitudes are different from each other; a shift signal controlling portion configured to control the shift signal generating portion; a compounding portion configured to compound input analog signal and the n shift signals sequentially into n first signals; an AD converting portion configured to execute AD conversion to convert the n first signals into n second signals; and a signal processing portion configured to calculate an average of the n second signals to generate output digital signal.

    Abstract translation: 一种AD转换装置包括:移位信号生成部分,被配置为生成振幅彼此不同的n个移位信号(n是大于1的自然数) 换档信号控制部分,配置为控制换档信号产生部分; 复合部分,被配置为将输入模拟信号和所述n个移位信号顺序地合成为n个第一信号; AD转换部分,被配置为执行AD转换以将所述n个第一信号转换为n个第二信号; 以及信号处理部分,被配置为计算n个第二信号的平均值以生成输出数字信号。

    Procédé pour la numérisation de signaux à fréquence intermédiaire FI en particulier de signaux vidéo, et circuit pour la mise en oeuvre de ce procédé
    94.
    发明公开
    Procédé pour la numérisation de signaux à fréquence intermédiaire FI en particulier de signaux vidéo, et circuit pour la mise en oeuvre de ce procédé 失效
    用于实施该方法用于数字化中频信号FI,特别是视频信号的方法和电路

    公开(公告)号:EP0763899A1

    公开(公告)日:1997-03-19

    申请号:EP96401909.5

    申请日:1996-09-06

    Inventor: Boie, Werner

    CPC classification number: H04N5/4446 H03M1/201 H04N19/90

    Abstract: Procédé pour numériser, avec une précision supérieure à N bits, des signaux à fréquence intermédiaire FI, en particulier des signaux vidéo, à l'aide d'un convertisseur A/D (3) donnant, sur sa sortie, des signaux numériques à seulement N bits,selon lequel:

    on effectue un échantillonnage des signaux dans un échantillonneur-bloqueur (4) à une fréquence f S , avec une précision correspondant à Q bits, Q étant supérieur à N ;
    on ajoute aux signaux échantillonnés, un signal (6) en rampe d'une amplitude (h) correspondant sensiblement à celle d'un bit de moindre poids (LSB) du convertisseur A/D (3) ;
    on envoie sur l'entrée du convertisseur A/D (3) la somme de chaque signal échantillonné et du signal en rampe (6), et on fait travailler le convertisseur A/D (3) à une fréquence nf S , multiple f S , de sorte qu'à la sortie du convertisseur A/D (3) on obtient des signaux numériques à la fréquence nf S ,
    - et on effectue la moyenne de p signaux numériques pour obtenir, à une fréquence inférieure, égale à nf S /p, des signaux numérisés ayant un nombre de bits supérieur à N.

    Abstract translation: 数字化具有与样品限制器(4),其具有相等的位精度比A至D转换器更大输入调谐器。 在此之前的A至D转换器(3)与振幅相对应的至少显著位斜坡(LSB)被加到输入模拟信号。 该A在改善的输出比特分辨率产生的采样频率以上D转换器采样。

    Method and apparatus for A/D and D/A conversion
    97.
    发明公开
    Method and apparatus for A/D and D/A conversion 失效
    Verfahren und Einrichtung zur A / D-和D / A-Umwandlung。

    公开(公告)号:EP0543220A1

    公开(公告)日:1993-05-26

    申请号:EP92118855.3

    申请日:1992-11-04

    Inventor: Boie, Werner

    CPC classification number: H03M1/201 H04N19/90

    Abstract: Todays consumer video A/D and D/A converters or other digital video processing systems are restricted to 8-bit resolution. The quantizing noise introduced in these systems can result in visible artefacts in gradually shaped areas of an image or can lead in applications based on some critical algorithms to very severe distortions.
    It is known to use a dither signal for masking contouring or correlation effects by adding a non-correlated noise signal to the video signal prior to A/D conversion.
    For achieving an increased bit resolution for a given A/D or D/A converter, a special multilevel dither signal in conjunction with multiple oversampling is added to the bandlimited analog input signal which is afterwards converted with a clock rate of n*f s and to the digital input signal, respectively.

    Abstract translation: 消费者视频A / D和D / A转换器或其他数字视频处理系统今天的限制为8位分辨率。 在这些系统中引入的量化噪声可能会导致图像逐渐变形的区域中可见的伪像,或者可能会导致基于某些关键算法的应用程序到非常严重的失真。 已知通过在A / D转换之前向视频信号添加非相关噪声信号来使用抖动信号来掩蔽轮廓或相关效应。 为了实现给定的A / D或D / A转换器的增加的位分辨率,将特殊的多电平抖动信号结合多次过采样加到频带模拟输入信号中,后者以n * fs的时钟速率转换, 数字输入信号。

    Discrete offset dithered waveform averaging for high-fidelity digitization of repetitive signals

    公开(公告)号:US11652494B1

    公开(公告)日:2023-05-16

    申请号:US17555226

    申请日:2021-12-17

    CPC classification number: H03M1/201 H03M1/124

    Abstract: Methods and devices for digitizing an analog repetitive signal using waveform averaging are described. An example method includes generating a discrete set of analog dither offset voltages, wherein at least two of the discrete set of analog dither offset voltages are different from each other, receiving the analog repetitive signal comprising multiple instances of a waveform, wherein the waveform has a waveform duration, generate a timing alignment to align each waveform of the analog repetitive signal and the corresponding analog dither offset voltage over the waveform duration, combining, based on the timing alignment, each waveform and the corresponding analog dither offset voltage over the waveform duration to produce an analog output signal, converting the analog output signal to a digital output signal, and producing, based on the timing alignment, a digital averaged signal based on averaging the multiple instances of the waveform in the analog output signal.

Patent Agency Ranking