MULTIPATH MULTIHOP REMOTE DATA FACILITY
    112.
    发明申请
    MULTIPATH MULTIHOP REMOTE DATA FACILITY 审中-公开
    MULTIPATH MULTIHOP远程数据设备

    公开(公告)号:WO0197017A3

    公开(公告)日:2002-04-04

    申请号:PCT/US0118809

    申请日:2001-06-12

    Applicant: EMC CORP

    Abstract: A computer system may include one or more hosts and a plurality of data storage devices for providing multihop system calls. The data storage devices are interconnected and also connected to the one or more hosts. Each data storage device classifies a data operation as a system call, a remote system call, or a multihop system call. Also described is a multipath multihop system call in which one or more communication paths may be selected using predetermined and/or dynamic communication path selection techniques. The number of communication paths determined may be in accordance with parameters that are included in a multipath multihop system call, tunable system parameters, or a combination of the foregoing.

    Abstract translation: 计算机系统可以包括用于提供多跳系统呼叫的一个或多个主机和多个数据存储设备。 数据存储设备互连并且也连接到一个或多个主机。 每个数据存储设备将数据操作分类为系统调用,远程系统调用或多跳系统调用。 还描述了多径多跳系统调用,其中可以使用预定和/或动态通信路径选择技术来选择一个或多个通信路径。 确定的通信路径的数量可以根据包括在多路径多跳系统呼叫,可调系统参数或前述的组合中的参数。

    FAIL-OVER SWITCHING SYSTEM
    113.
    发明申请
    FAIL-OVER SWITCHING SYSTEM 审中-公开
    故障切换系统

    公开(公告)号:WO1998021657A1

    公开(公告)日:1998-05-22

    申请号:PCT/US1997018522

    申请日:1997-10-08

    CPC classification number: G06F11/2094 G06F11/201 G06F11/2089

    Abstract: A fail-over switch (100, 102) for use in a data storage system that connects each of a plurality of data storage devices (112) to each of two communication paths (126, 128). The switch (100, 102) may route requests to either of the two communication paths (126, 128). Switching may be accomplished by two switches (100, 102) connected to each other and each in connection with one of the two communication paths (126, 128). With one data storage controller (90) in communication with the data storage devices (112) over a first path (126) and a second data storage controller (92) in communication with the data storage devices (112) over a second path (128), the fail-over switch (100, 102) may be used upon detection of a malfunction on one path to switch a controller into connection with the remaining operable path so as to share that path with the other controller.

    Abstract translation: 一种用于将多个数据存储设备(112)中的每一个连接到两个通信路径(126,128)中的每一个的数据存储系统中的故障切换开关(100,102)。 交换机(100,102)可以将请求路由到两个通信路径(126,128)中的任何一个。 可以通过彼此连接并且与两个通信路径(126,128)中的一个连接的两个交换机(100,102)来实现切换。 通过在第二路径(128)上与数据存储设备(112)通信的第一路径(126)和第二数据存储控制器(92)与数据存储设备(112)通信的一个数据存储控制器(90) ),故障切换开关(100,102)可以在检测到一个路径上的故障时使用,以将控制器切换成与剩余可操作路径连接,从而与另一控制器共享该路径。

    DATA STORAGE APPARATUS
    114.
    发明申请
    DATA STORAGE APPARATUS 审中-公开
    数据存储设备

    公开(公告)号:WO9707455A3

    公开(公告)日:1997-03-20

    申请号:PCT/GB9601837

    申请日:1996-07-30

    Abstract: The invention provides for a data storage apparatus including a first bus (104), a second bus (106), and a storage module (102) having a first and second output with the first output being connected to the first bus (104) and a second output being connected to the second bus (106). A first buffer storage (108) is connected to the first bus (104), and a second buffer storage (110) is connected to the second bus (106). The second buffer storage (110) includes an error correction module (110c), and first and second network adapters (112, 114) are connected to the first (104) and second (106) buses, respectively. The first network adapter (112) also includes a connection to the first buffer (108). A processor (120) in the apparatus includes a first processor means for transferring the data using a first path through the first output in the storage module (102) to the first buffer storage (108) and from the first buffer storage (108) to the first network adapter (112). A second processor means (120) is provided for transferring data using a second path through the second output to the second buffer storage (110) through the error correction module (110c) and from the second buffer storage (110) to the second network adapter (114), wherein the second processor means is responsive to an error in the storage module (102).

    메모리 및 이를 포함하는 메모리 모듈
    116.
    发明公开
    메모리 및 이를 포함하는 메모리 모듈 审中-实审
    存储器和存储器模块,包括它们

    公开(公告)号:KR1020150061286A

    公开(公告)日:2015-06-04

    申请号:KR1020130145207

    申请日:2013-11-27

    Inventor: 송청기

    Abstract: 메모리는, 호스트와의통신을위한제1데이터버스를통해데이터를송/수신하는제1데이터송/수신부; 데이터백업을위한제2데이터버스를통해데이터를송/수신하는제2데이터송/수신부; 및파워페일의발생여부에따라상기제1데이터송/수신부와상기제2데이터송/수신부의활성화/비활성화를제어하는제어부를포함할수 있다.

    Abstract translation: 存储器包括:第一数据发送/接收单元,经由第一数据总线发送/接收与主机通信的数据; 第二数据发送/接收单元,通过用于数据备份的第二数据发送/接收数据; 以及控制单元,根据电源故障的发生或不发生来控制第一数据发送/接收单元和第二数据发送/接收单元的激活/去激活。

    저장 어레이 어시스트 아키텍처
    117.
    发明公开
    저장 어레이 어시스트 아키텍처 无效
    存储阵列辅助架构

    公开(公告)号:KR1020100132413A

    公开(公告)日:2010-12-17

    申请号:KR1020090096167

    申请日:2009-10-09

    Abstract: PURPOSE: A storage array assist architecture is provided to include an off-load ESM(Environmental Service Module) including an IOC and an SAS expander which performs an off-loaded array control function. CONSTITUTION: An off-loaded ESM includes an IOC(Input/Output Controller)(150) comprising an SAS(Serial Attached SCSI(Small Computer System Interface)) target, and an SAS expander(190). The IOC includes a CPU and a non-volatile memory, and performs at least one off-loaded array control function. The off-loaded array control function includes write cache input/output processing, and the write data are received through SCSI commands based on the off-loaded ESM.

    Abstract translation: 目的:提供存储阵列辅助架构,以包括一个卸载ESM(环境服务模块),包括IOC和一个执行卸载阵列控制功能的SAS扩展器。 构成:卸载的ESM包括包括SAS(串行连接SCSI(小型计算机系统接口))目标的IOC(输入/输出控制器)(150)和SAS扩展器(190)。 IOC包括CPU和非易失性存储器,并且执行至少一个卸载的阵列控制功能。 卸载阵列控制功能包括写高速缓存输入/输出处理,并且通过基于卸载ESM的SCSI命令来接收写入数据。

    N-웨이 직접 접속된 애니 투 애니 제어기 아키텍처
    118.
    发明公开
    N-웨이 직접 접속된 애니 투 애니 제어기 아키텍처 无效
    N-Way直接连接到任何控制器架构

    公开(公告)号:KR1020100132412A

    公开(公告)日:2010-12-17

    申请号:KR1020090096164

    申请日:2009-10-09

    Abstract: PURPOSE: An N-way directly connected any to any controller architecture is provided to establish direct redundant connectivity between array controllers and SAS domains. CONSTITUTION: 2N number of array controllers comprises 2M number of ports, and M number of SAS(Serial Attached SCSI(Small Computer System Interface)) domain units(120-122) comprise 2N number of ports. At least two of the 2N number of ports are directly connected to at least two ports corresponding to the 2M number of ports. The array controllers include at least two SAS port expanders to provide the 2M number of ports.

    Abstract translation: 目的:提供直接连接到任何控制器架构的N路,以在阵列控制器和SAS域之间建立直接冗余连接。 构成:2N个阵列控制器包括2M个端口,M个SAS(串行连接SCSI(小型计算机系统接口))域单元(120-122)包含2N个端口。 2N个端口中的至少两个直接连接到对应于2M个端口的至少两个端口。 阵列控制器包括至少两个SAS端口扩展器,以提供2M个端口。

    경로 장애 복구 제공 방법, 시스템 및 컴퓨터 판독가능한 매체
    119.
    发明公开
    경로 장애 복구 제공 방법, 시스템 및 컴퓨터 판독가능한 매체 失效
    为多个SAS扩展器提供路径故障的方法作为单个SAS扩展器

    公开(公告)号:KR1020100029015A

    公开(公告)日:2010-03-15

    申请号:KR1020090065728

    申请日:2009-07-20

    CPC classification number: G06F13/4022 G06F11/201

    Abstract: PURPOSE: A link error recovery method, a system thereof, and a computer recordable medium thereof are provided to offer link error recovery when multiple SAS(Serial Attached Small Computer System Interface) expanders are operated as one non-blocking SAS expander. CONSTITUTION: A failed link between devices and a first SAS expander is detected(702). Through a functional link, data transmission of the first SAS expander connected to the device through the failed link is re-routed to a second SAS expander connected to the device(704). The first SAS expander is connected to the second SAS expander.

    Abstract translation: 目的:提供链路错误恢复方法,其系统及其计算机可记录介质,以便当多个SAS(串行连接小型计算机系统接口)扩展器作为一个非阻塞SAS扩展器操作时,提供链路错误恢复。 构成:检测到设备和第一个SAS扩展器之间的故障链路(702)。 通过功能链接,通过故障链路连接到设备的第一SAS扩展器的数据传输被重新路由到连接到设备(704)的第二SAS扩展器。 第一个SAS扩展器连接到第二个SAS扩展器。

Patent Agency Ranking