-
公开(公告)号:US20210320187A1
公开(公告)日:2021-10-14
申请号:US16867579
申请日:2020-05-06
Applicant: UNITED MICROELECTRONICS CORP.
Inventor: Chia-Ming Kuo , Fu-Jung Chuang , Po-Jen Chuang , Chia-Wei Chang , Guan-Wei Huang , Chia-Yuan Chang
Abstract: A method for fabricating a semiconductor device includes the steps of: providing a substrate having a NMOS region and a PMOS region; forming a first gate structure on the NMOS region and a second gate structure on the PMOS region; forming a seal layer on the first gate structure and the second gate structure; forming a first lightly doped drain (LDD) adjacent to the first gate structure; forming a second LDD adjacent to the second gate structure; and performing a soak anneal process to boost an oxygen concentration of the seal layer for reaching a saturation level.
-
公开(公告)号:US11063135B2
公开(公告)日:2021-07-13
申请号:US15996539
申请日:2018-06-04
Applicant: UNITED MICROELECTRONICS CORP.
Inventor: Chia-Ming Kuo , Po-Jen Chuang , Yu-Ren Wang , Ying-Wei Yen , Fu-Jung Chuang , Ya-Yin Hsiao , Nan-Yuan Huang
IPC: H01L29/66 , H01L21/02 , H01L21/265 , H01L21/324 , H01L29/08 , H01L29/78 , H01L29/51 , H01L21/321 , H01L21/3213 , H01L29/423 , H01L29/49 , H01L21/28
Abstract: A method for fabricating semiconductor device includes the steps of: forming a gate structure on a substrate; forming a first spacer adjacent to the gate structure, wherein the first spacer comprises silicon carbon nitride (SiCN); forming a second spacer adjacent to the first spacer, wherein the second spacer comprises silicon oxycarbonitride (SiOCN); and forming a source/drain region adjacent to two sides of the second spacer.
-
公开(公告)号:US10910277B2
公开(公告)日:2021-02-02
申请号:US16802463
申请日:2020-02-26
Applicant: UNITED MICROELECTRONICS CORP.
Inventor: Fu-Jung Chuang , Po-Jen Chuang , Yu-Ren Wang , Chi-Mao Hsu , Chia-Ming Kuo , Guan-Wei Huang , Chun-Hsien Lin
IPC: H01L21/00 , H01L21/8238 , H01L27/092 , H01L21/762
Abstract: A method for fabricating semiconductor device includes the steps of first providing a substrate having a fin-shaped structure thereon, forming a single diffusion break (SDB) structure in the substrate to divide the fin-shaped structure into a first portion and a second portion, and then forming more than one gate structures such as a first gate structure and a second gate structure on the SDB structure. Preferably, each of the first gate structure and the second gate structure overlaps the fin-shaped structure and the SDB structure.
-
公开(公告)号:US12119272B2
公开(公告)日:2024-10-15
申请号:US18233331
申请日:2023-08-14
Applicant: UNITED MICROELECTRONICS CORP.
Inventor: Fu-Jung Chuang , Po-Jen Chuang , Yu-Ren Wang , Chi-Mao Hsu , Chia-Ming Kuo , Guan-Wei Huang , Chun-Hsien Lin
IPC: H01L21/00 , H01L21/762 , H01L21/8238 , H01L27/092
CPC classification number: H01L21/823878 , H01L21/76224 , H01L21/823821 , H01L27/0924
Abstract: A semiconductor device includes a fin-shaped structure on a substrate, a single diffusion break (SDB) structure in the fin-shaped structure to divide the first fin-shaped structure into a first portion and a second portion, and more than two gate structures on the SDB structure. Preferably, the more than two gate structures include a first gate structure, a second gate structure, a third gate structure, and a fourth gate structure disposed on the SDB structure.
-
公开(公告)号:US11876122B2
公开(公告)日:2024-01-16
申请号:US17994375
申请日:2022-11-27
Applicant: UNITED MICROELECTRONICS CORP.
Inventor: Chia-Wei Chang , Chia-Ming Kuo , Po-Jen Chuang , Fu-Jung Chuang , Shao-Wei Wang , Yu-Ren Wang , Chia-Yuan Chang
CPC classification number: H01L29/4983 , H01L21/0234 , H01L21/02332 , H01L21/02521 , H01L21/28123 , H01L29/0847 , H01L29/24 , H01L29/66545 , H01L29/66795 , H01L29/7851
Abstract: A method of forming a semiconductor device. A substrate having a fin structure is provided. A dummy gate is formed on the fin structure. A polymer block is formed adjacent to a corner between the dummy gate and the fin structure. The polymer block is subjected to a nitrogen plasma treatment, thereby forming a nitridation layer in proximity to a sidewall of the dummy gate under the polymer block. After subjecting the polymer block to the nitrogen plasma treatment, a seal layer is formed on the sidewall of the dummy gate and on the polymer block. An epitaxial layer is then grown on a source/drain region of the fin structure. The dummy gate is then replaced with a metal gate.
-
公开(公告)号:US11791413B2
公开(公告)日:2023-10-17
申请号:US17392222
申请日:2021-08-02
Applicant: UNITED MICROELECTRONICS CORP.
Inventor: Shi-You Liu , Shih-Cheng Chen , Chia-Wei Chang , Chia-Ming Kuo , Tsai-Yu Wen , Yu-Ren Wang
CPC classification number: H01L29/7851 , H01L21/02126 , H01L23/10 , H01L29/0847 , H01L29/6656 , H01L29/66795
Abstract: A semiconductor device includes a fin protruding from a substrate and extending in a first direction, a gate structure extending on the fin in a second direction, and a seal layer located on the sidewall of the gate structure. A first peak carbon concentration is disposed in the seal layer. A first spacer layer is located on the seal layer. A second peak carbon concentration is disposed in the first spacer layer. A second spacer layer is located on the first spacer layer.
-
公开(公告)号:US11749743B2
公开(公告)日:2023-09-05
申请号:US17968778
申请日:2022-10-18
Applicant: UNITED MICROELECTRONICS CORP.
Inventor: Fu-Jung Chuang , Tsuo-Wen Lu , Chia-Ming Kuo , Po-Jen Chuang , Chi-Mao Hsu
IPC: H01L29/66 , H01L21/02 , H01L29/78 , H01L21/311
CPC classification number: H01L29/6656 , H01L21/02164 , H01L21/02238 , H01L21/02255 , H01L29/66545 , H01L29/66795 , H01L29/785 , H01L21/31116
Abstract: A semiconductor device includes a gate structure on a substrate, a first spacer on sidewalls of gate structure, a second spacer on sidewalls of the first spacer, a polymer block adjacent to the first spacer and on a corner between the gate structure and the substrate, an interfacial layer under the polymer block, and a source/drain region adjacent to two sides of the first spacer. Preferably, the polymer block is surrounded by the first spacer, the interfacial layer, and the second spacer.
-
公开(公告)号:US20230014253A1
公开(公告)日:2023-01-19
申请号:US17392222
申请日:2021-08-02
Applicant: UNITED MICROELECTRONICS CORP.
Inventor: Shi-You Liu , Shih-Cheng Chen , Chia-Wei Chang , Chia-Ming Kuo , Tsai-Yu Wen , Yu-Ren Wang
Abstract: A semiconductor device includes a fin protruding from a substrate and extending in a first direction, a gate structure extending on the fin in a second direction, and a seal layer located on the sidewall of the gate structure. A first peak carbon concentration is disposed in the seal layer. A first spacer layer is located on the seal layer. A second peak carbon concentration is disposed in the first spacer layer. A second spacer layer is located on the first spacer layer.
-
公开(公告)号:US11527448B2
公开(公告)日:2022-12-13
申请号:US17134465
申请日:2020-12-27
Applicant: UNITED MICROELECTRONICS CORP.
Inventor: Fu-Jung Chuang , Po-Jen Chuang , Yu-Ren Wang , Chi-Mao Hsu , Chia-Ming Kuo , Guan-Wei Huang , Chun-Hsien Lin
IPC: H01L21/00 , H01L21/8238 , H01L27/092 , H01L21/762
Abstract: A method for fabricating semiconductor device includes the steps of first providing a substrate having a fin-shaped structure thereon, forming a single diffusion break (SDB) structure in the substrate to divide the fin-shaped structure into a first portion and a second portion, and then forming more than one gate structures such as a first gate structure and a second gate structure on the SDB structure. Preferably, each of the first gate structure and the second gate structure overlaps the fin-shaped structure and the SDB structure.
-
公开(公告)号:US20210210617A1
公开(公告)日:2021-07-08
申请号:US17209244
申请日:2021-03-23
Applicant: UNITED MICROELECTRONICS CORP.
Inventor: Fu-Jung Chuang , Tsuo-Wen Lu , Chia-Ming Kuo , Po-Jen Chuang , Chi-Mao Hsu
Abstract: A method for fabricating semiconductor device includes the steps of: forming a gate structure on a substrate; forming a polymer block on a corner between the gate structure and the substrate; performing a cleaning process; performing an oxidation process by injecting oxygen gas under 750° C. to form a first seal layer on sidewalls of the gate structure; and forming a source/drain region adjacent to two sides of the gate structure.
-
-
-
-
-
-
-
-
-