中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

137 records (took 0.026 seconds)

    ON-LINE RECOGNITION DEVICE OF HAND WRITTEN GRAPHIC
    23.
    发明专利
    ON-LINE RECOGNITION DEVICE OF HAND WRITTEN GRAPHIC 失效

    公开(公告)号：JPS60136892A

    公开(公告)日：1985-07-20

    申请号：JP24970483

    申请日：1983-12-26

    Applicant: HITACHI LTD

    Inventor： SHIYOUJIMA HIROSHI ,  KUZUNUKI SOUSHIROU ,  HIRASAWA KOUTAROU

    IPC: G06K11/00 ,  G06K9/80 ,  G06T7/00 ,  G06T7/60

    Abstract: PURPOSE:To allow on-line recognition independent of inclination of a graphic a stroke order and the number of strokes and to enhance operability of a machine by dividing graphic automatically and limiting a stroke order, the number of strokes and inclination of a graphic in one graphic. CONSTITUTION:A distance between coordinate points is set to a threshold value, and a coordinate point string D1 from a tablet 100 is stored in a memory 300 as coordinate point data D2 by sampling. A range of coordinate point data D2' from pendown to penup stored in the memory 300 are converted into line segment data D3 which are converted into straight line or curve data D4 according to an angle change in ranging two line segments. Angles at starting and end points of each line segment of the data D4 are qunatized by 32 direction code CD, thereby obtaining data D5. Then connecting relation between respective line segments in said converted data D4 is investigated. A direction code string D6 is made which is arranged in the one direction from the line segment quantized data D5 and a list 1. By comparing the direction code string D6 with a reference figure GST, similarity degree F is calculated. The similarity degree obtained in such a way is compared with a threshold F0(=10) set beforehand. When F

    PRE-PROCESSOR FOR RECOGNITION OF ON-LINE HANDWRITTEN PATTERN
    24.
    发明专利
    PRE-PROCESSOR FOR RECOGNITION OF ON-LINE HANDWRITTEN PATTERN 失效

    公开(公告)号：JPS59221772A

    公开(公告)日：1984-12-13

    申请号：JP9562783

    申请日：1983-06-01

    Applicant: HITACHI LTD

    Inventor： MASAJIMA HIROSHI ,  KUZUNUKI SOUSHIROU ,  HIRASAWA KOUTAROU

    IPC: G06K9/62 ,  G06T7/00 ,  G06T7/60

    Abstract: PURPOSE:To avoid the wrong recognition due to the tilt of a pattern which is caused by the individual difference by calculating the relative direction code of other strokes based on the 1st stroke. CONSTITUTION:When the sample coordinates are fed, the direction codes are generated from two sample points through detection 100 of the direction code (b). The sample coordinates include the start/end information of strokes. With the end of strokes, the direction code 100 leaves the processing to the segment connection detection 200. It is decided through the detection 200 whether two strokes are connected to each other to produce a connection list. At the same time, the relative direction code is produced 300 when a connection state is secured with all connection lists. The relative direction code is sent to a pattern recognizing part 6. The part 6 recognizes an input pattern from matching of the relative direction code and a dictionary 7 and delivers the graphic information that has matched to the generation 8 of the graphic code information.

    Vector arithmetic processor
    27.
    发明专利
    Vector arithmetic processor 失效
    矢量算术处理器

    公开(公告)号：JPS58184680A

    公开(公告)日：1983-10-28

    申请号：JP6741482

    申请日：1982-04-23

    Applicant: Hitachi Ltd

    Inventor： ABE SHIGEO ,  BANDOU TADAAKI ,  HIRASAWA KOUTAROU ,  IDE TOSHIYUKI

    IPC: G06F15/16 ,  G06F15/167 ,  G06F15/78 ,  G06F15/80 ,  G06F17/16

    CPC classification number: G06F15/8053

    Abstract: PURPOSE:To facilitate microprogramming for even vector arithmetic dealing with many variables, by supporting the storage and fetch of a write address with a first-in first-out (FIFO) buffer. CONSTITUTION:A vector arithmetic processor consists of an address arithmetic unit 100, memory units 200 and 300, and arithmetic unit 400. When data read out of a memory 310 is processed and returned to its original address every time vector arithmetic is carried out, read addresses are inputted successively to the FIFO buffer 370 and every time one arithmetic result is outputted, corresponding addresses are read out of the FIFO buffer 30 synchronously and set in an address register 350 for memory writing.

    Abstract translation: 目的：为了促进处理许多变量的偶数矢量运算的微程序，通过支持使用先进先出（FIFO）缓冲区来存储和读取写入地址。 构成：矢量运算处理器包括地址运算单元100，存储单元200和300以及运算单元400.当每次执行矢量运算时，读出存储器310的数据被处理并返回到其原始地址，读取 地址被连续地输入到FIFO缓冲器370，并且每当输出一个运算结果时，对应的地址从FIFO缓冲器30同步地读出并设置在用于存储器写入的地址寄存器350中。

Patent Agency Ranking