-
21.
公开(公告)号:ITMI910408A1
公开(公告)日:1992-08-19
申请号:ITMI910408
申请日:1991-02-18
Applicant: SGS THOMSON MICROELECTRONICS
Inventor: COLANDREA FRANCESCO , POLETTO VANNI
IPC: G05F1/56 , G05F1/575 , H01H20060101 , H03K17/082 , H03K17/16
-
公开(公告)号:ITMI910409D0
公开(公告)日:1991-02-18
申请号:ITMI910409
申请日:1991-02-18
Applicant: SGS THOMSON MICROELECTRONICS
Inventor: COLANDREA FRANCESCO , POLETTO VANNI
IPC: H01L27/04 , H01L21/822 , H01L27/06 , H03K17/06 , H03K17/082 , H01L27/00
-
公开(公告)号:ITMI910408D0
公开(公告)日:1991-02-18
申请号:ITMI910408
申请日:1991-02-18
Applicant: SGS THOMSON MICROELECTRONICS
Inventor: COLANDREA FRANCESCO , POLETTO VANNI
IPC: G05F1/56 , G05F1/575 , H03K17/082 , H03K17/16 , H01
-
公开(公告)号:DE69226746T2
公开(公告)日:1999-01-14
申请号:DE69226746
申请日:1992-09-14
Applicant: SGS THOMSON MICROELECTRONICS , MAGNETI MARELLI SPA
Inventor: POLETTO VANNI , MORELLI MARCO , POMA ALBERTO
Abstract: The circuit includes two output terminals (OUT1, OUT2) for connection to the terminals of a load (L), first and second pairs of electronic power switches (Q1, Q4; Q2, Q3) which are connected between the output terminals (OUT1, OUT2) and the two poles of a direct-current voltage supply (Vs) so as to form an H-shaped structure with the load (L), and a driver circuit (C1, C2) for selectively making the electronic power switches of the first pair (Q1, Q4) of the second pair (Q2, Q3) order to cause a current to flow through the load (L) in one direction or the other respectively, and for preventing the electronic switches (Q1, Q3; Q2, Q4) which are connected between the same output terminal (OUT1; OUT2) and the two poles of the voltage supply (Vs) from conducting simultaneously.
-
公开(公告)号:DE69121546T2
公开(公告)日:1997-01-23
申请号:DE69121546
申请日:1991-12-19
Applicant: SGS THOMSON MICROELECTRONICS , MAGNETI MARELLI SPA
Inventor: POLETTO VANNI , MAZZUCCO MICHELANGELO
IPC: H03K3/0233 , H03K3/023
-
公开(公告)号:DE69121546D1
公开(公告)日:1996-09-26
申请号:DE69121546
申请日:1991-12-19
Applicant: SGS THOMSON MICROELECTRONICS , MAGNETI MARELLI SPA
Inventor: POLETTO VANNI , MAZZUCCO MICHELANGELO
IPC: H03K3/0233 , H03K3/023
-
公开(公告)号:ES2087502T3
公开(公告)日:1996-07-16
申请号:ES92830395
申请日:1992-07-21
Applicant: SGS THOMSON MICROELECTRONICS , MAGNETI MARELLI SPA
Inventor: MAZZUCCO MICHELANGELO , POLETTO VANNI , MORELLI MARCO
-
公开(公告)号:IT1251011B
公开(公告)日:1995-04-28
申请号:ITMI910408
申请日:1991-02-18
Applicant: SGS THOMSON MICROELECTRONICS
Inventor: COLANDREA FRANCESCO , POLETTO VANNI
IPC: G05F1/56 , G05F1/575 , H03K17/082 , H03K17/16 , H01H
-
公开(公告)号:DE3774252D1
公开(公告)日:1991-12-05
申请号:DE3774252
申请日:1987-12-22
Applicant: SGS THOMSON MICROELECTRONICS
Inventor: POLETTO VANNI
Abstract: A circuit, which may be monolithically integrated, for the generation of current pulses of extremely short duration comprises a differential input structure with first (T1) and second (T2) transistors of p-n-p type and third (T3), fourth (T4) and fifth (T5) transistors of n-p-n type. The emitter of the third transistor (T3) is connected to the negative pole (-Vcc) of a supply voltage generator via a first resistor (R1), to the emitter of the fourth transistor (T4) via a first diode (D1), and to the emitter of the fifth transistor (T5) via a second resistor (R2). The collector of the third transistor (T3) is connected to the collector of the second transistor (T2) and to the base of the fifth transistor (T5) via a second diode (D2), and to the base of the fourth transistor (T4). The base terminal of the third transistor (T3) is connected to the emitter of the fifth transistor (T5) via a third resistor (R3) and to the negative pole via a capacitor (C1). The collector of the fifth transistor (T5) is connected to the positive pole (+Vcc) of the supply voltage generator. The collector of the fourth transistor (T4) is an output terminal (OUT) of the circuit.
-
公开(公告)号:ITMI910720D0
公开(公告)日:1991-03-18
申请号:ITMI910720
申请日:1991-03-18
Applicant: SGS THOMSON MICROELECTRONICS
Inventor: BRAMBILLA MASSIMILIANO , POLETTO VANNI
Abstract: The generator of reference voltage comprises a first generator of current (1) suitable for generating a first current (I) that varies linearly with the supply voltage, a first generator of voltage (T10, T11, R4, R6, T6, T7, I3, T12) suitable for generating a constant first voltage (VBG) with zero thermal drift, a second generator of current (T10, T11, R4, R6, T6, T7, I3, T13, T14, T15, R5) suitable for generating a second current (I1) dependent on said voltage (VBG) with zero thermal drift, a second generator of voltage (T6, T7, T10, T11) suitable for generating a second voltage (DVBE) with given thermal drift, a third generator of current (T6, T7, T10, T11, T4, T5, T8, T9) suitable for generating a third current (I2) dependent on said voltage (DVBE) with given thermal drift and means (5) for combining said currents (I, I1, I2) together so as to produce across an output resistance (R7) an output voltage (Vout) having a value equal to the product of said output resistance (R7) by said first and third current (I, I2), divided by said second current (I1).
-
-
-
-
-
-
-
-
-