-
公开(公告)号:US20220155535A1
公开(公告)日:2022-05-19
申请号:US17099834
申请日:2020-11-17
Applicant: GLOBALFOUNDRIES U.S. Inc.
Inventor: Yusheng Bian , Siva P. Adusumilli , Mark D. Levy
IPC: G02B6/42 , H01L31/0256 , H01L31/02
Abstract: A photodetector array includes a substrate, and an array of pixels over the substrate. Each pixel includes a set of diffraction gratings directly on a semiconductor photodetector. A pitch of the set of diffraction gratings associated with each pixel in the array of pixels are different to enable each pixel to detect a specific wavelength of light different than other pixels of the array of pixels. An air cavity may be provided in the substrate under the germanium photodetector to improve light absorption. A method of forming the photodetector array is also disclosed.
-
公开(公告)号:US11152520B1
公开(公告)日:2021-10-19
申请号:US16868773
申请日:2020-05-07
Applicant: GLOBALFOUNDRIES U.S. Inc.
Inventor: Siva P. Adusumilli , Mark D. Levy , Vibhor Jain , John J. Ellis-Monaghan
IPC: H01L31/0232 , H01L27/144 , H01L31/18 , H01L31/105 , H01L31/028
Abstract: A photodetector includes a photodetecting region in a semiconductor substrate, and a reflector extending at least partially along a sidewall of the photodetecting region in the semiconductor substrate. The reflector includes an air gap defined in the semiconductor substrate. The reflector allows use of thinner germanium for the photodetecting region. The air gap may have a variety of internal features to direct electromagnetic radiation towards the photodetecting region.
-
公开(公告)号:US11152394B1
公开(公告)日:2021-10-19
申请号:US16992445
申请日:2020-08-13
Applicant: GLOBALFOUNDRIES U.S. Inc.
Inventor: Mark D. Levy , Siva P. Adusumilli
IPC: H01L27/12 , H01L21/84 , H01L21/763
Abstract: A structure includes a semiconductor-on-insulator (SOI) substrate including a semiconductor substrate, a buried insulator layer over the semiconductor substrate, and an SOI layer over the buried insulator layer. The structure also includes a first active device and a second active device. At least one polycrystalline active region fill shape is in the SOI layer. A polycrystalline isolation region is in the semiconductor substrate under the buried insulator layer. The polycrystalline isolation region is under the first active device, but not under the second active device. The polycrystalline isolation region extends to different depths into the semiconductor substrate. The first and second active devices may include monocrystalline active regions, and a third polycrystalline active region may also be in the SOI layer over the polycrystalline isolation region.
-
公开(公告)号:US20250142860A1
公开(公告)日:2025-05-01
申请号:US18385255
申请日:2023-10-30
Applicant: GlobalFoundries U.S. Inc.
Inventor: Steven J. Bentley , Santosh Sharma , Johnatan A. Kantarovsky , Mark D. Levy , Michael J. Zierak
IPC: H01L29/778 , H01L29/40 , H01L29/66
Abstract: The present disclosure relates to semiconductor structures and, more particularly, to high electron mobility transistors and methods of manufacture. The structure includes: a gate structure; a first barrier layer under and adjacent to the gate structure; and a second barrier layer over the first barrier layer and which is adjacent to the gate structure.
-
公开(公告)号:US12281996B2
公开(公告)日:2025-04-22
申请号:US17808176
申请日:2022-06-22
Applicant: GlobalFoundries U.S. Inc.
Inventor: Siva P. Adusumilli , Mark D. Levy , Ramsey M. Hazbun , John J. Ellis-Monaghan
IPC: G01N27/06 , H10F30/223 , H10F71/00 , H10F77/14
Abstract: Disclosed is a semiconductor structure with a photodiode including: a well region with a first-type conductivity in a substrate, a trench in the well region, and multiple conformal semiconductor layers in the trench. The semiconductor layers include a first semiconductor layer, which is, for example, an intrinsic semiconductor layer and lines the trench, and a second semiconductor layer, which has a second-type conductivity and which is on the first semiconductor layer within (but not filling) the trench and which also extends outside the trench onto a dielectric layer. An additional dielectric layer extends over and caps a cavity that is at least partially within the trench such that surfaces of the second semiconductor layer are exposed within the cavity. Fluid inlet/outlet ports extend to the cavity and contacts extend to the well region and to the second semiconductor layer. Also disclosed are methods for forming and using the semiconductor structure.
-
公开(公告)号:US20250120156A1
公开(公告)日:2025-04-10
申请号:US18378312
申请日:2023-10-10
Applicant: GlobalFoundries U.S. Inc.
Inventor: Brett T. Cucci , Jacob M. DeAngelis , Spencer H. Porter , Trevor S. Wills , Mark D. Levy
IPC: H01L29/40 , H01L29/20 , H01L29/66 , H01L29/778
Abstract: The present disclosure relates to semiconductor structures and, more particularly, to high electron mobility transistors and methods of manufacture. The structure includes: a semiconductor substrate; a gate structure on the semiconductor substrate; a gate metal connecting to the gate structure; and a field plate connected to a source region of the gate structure. The gate metal and the field plate include a same material.
-
公开(公告)号:US20250120155A1
公开(公告)日:2025-04-10
申请号:US18376668
申请日:2023-10-04
Applicant: GlobalFoundries U.S. Inc.
Inventor: Mark D. Levy , Johnatan A. Kantarovsky , Michael J. Zierak , Santosh Sharma , Steven J. Bentley
IPC: H01L29/40 , H01L29/20 , H01L29/66 , H01L29/778
Abstract: The present disclosure relates to semiconductor structures and, more particularly, to a high-electron-mobility transistor and methods of manufacture. The structure includes: a semiconductor substrate; at least one insulator film over the semiconductor substrate, the at least one insulator film including a recess; and a field plate extending into the at least one recess and over the at least one insulator film.
-
38.
公开(公告)号:US20250089284A1
公开(公告)日:2025-03-13
申请号:US18243910
申请日:2023-09-08
Applicant: GlobalFoundries U.S. Inc.
Inventor: Johnatan Avraham Kantarovsky , Michael J. Zierak , Santosh Sharma , Mark D. Levy , Steven J. Bentley
IPC: H01L29/66 , H01L29/20 , H01L29/40 , H01L29/417 , H01L29/778
Abstract: A structure according to the disclosure includes a dielectric layer over a substrate and horizontally between a gate terminal and a source/drain (S/D) terminal. The dielectric layer has a first surface proximal to the substrate and a second surface opposite the first surface. The dielectric layer has a plurality of recesses in the second surface. At least some of the plurality of recesses have different depths. A conductive field plate includes a metal layer on the second surface and within the plurality of recesses. The conductive field plate is electrically isolated from the gate terminal and the S/D terminal.
-
公开(公告)号:US12142686B2
公开(公告)日:2024-11-12
申请号:US17330780
申请日:2021-05-26
Applicant: GLOBALFOUNDRIES U.S. Inc.
Inventor: Anthony K. Stamper , Uzma Rana , Steven M. Shank , Mark D. Levy
IPC: H01L29/786 , H01L29/06 , H01L29/66
Abstract: The present disclosure relates to semiconductor structures and, more particularly, to field effect transistors and methods of manufacture. The structure includes: at least one gate structure having source/drain regions; at least one isolation structure within the source/drain regions in a substrate material; and semiconductor material on a surface of the at least one isolation structure in the source/drain regions.
-
公开(公告)号:US11972999B2
公开(公告)日:2024-04-30
申请号:US17643023
申请日:2021-12-07
Applicant: GlobalFoundries U.S. Inc.
Inventor: Mark D. Levy , Rajendran Krishnasamy , Michael J. Zierak , Siva P. Adusumilli
IPC: H01L23/367 , H01L23/373 , H01L29/417 , H01L29/732
CPC classification number: H01L23/367 , H01L23/3736 , H01L29/41708 , H01L29/7325
Abstract: A structure includes an electrical device, and an active contact landed on a portion of the electrical device. The active contact includes a first body of a first material. A thermal dissipation pillar is adjacent the active contact and unlanded on but over the portion of the electrical device. The thermal dissipation pillar includes a second body of a second material having a higher thermal conductivity than the first material. The thermal dissipation pillar may be in thermal communication with a wire in a dielectric layer over the active contact and the thermal dissipation pillar. The electrical device can be any integrated circuit device that generates heat.
-
-
-
-
-
-
-
-
-