中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

83 records (took 0.029 seconds)

    Señal multidimensional de relación pico a rms reducida
    41.
    发明专利
    Señal multidimensional de relación pico a rms reducida 未知

    公开(公告)号：ES2385779T3

    公开(公告)日：2012-07-31

    申请号：ES09772886

    申请日：2009-06-30

    Applicant: ERICSSON TELEFON AB L M

    Inventor： DENT PAUL W

    IPC: H04L27/34 ,  H04B1/707

    Abstract: Método para comunicar símbolos de datos que tiene como resultado una señal de radio transmitida con unarelación reducida de amplitud de pico frente a amplitud cuadrática media; comprendiendo dicho método las etapasde:utilizar simultáneamente múltiples códigos de espectro ensanchado combinados por adición que transportancada uno un valor de señal real o en fase y un valor de señal imaginario o en cuadratura de fase paraproporcionar, por lo menos, tres dimensiones de modulación independientes, transportando cada dimensiónun valor de coordenada;definir un conjunto de puntos de constelación a asociar con los símbolos de datos, siendo distribuidos lospuntos de constelación dentro de un espacio compuesto de dichas, por lo menos, tres dimensiones, de talmodo que la distancia euclídea entre cualesquiera dos de los puntos de constelación no es menor que unmínimo deseado y de tal modo que un valor de amplitud de pico deseado no es superado por ningún punto,siendo determinado el valor de pico mediante cualquiera de las cantidades siguientes:una suma de los valores absolutos de las coordenadas de cualquier punto de constelación quecorresponde a las dimensiones proporcionadas por los valores de señal reales transportados por losmúltiples códigos de espectro ensanchado combinados por adición;una suma de los valores absolutos de las coordenadas de cualquier punto de constelación quecorresponde a las dimensiones proporcionadas por los valores de señal imaginarios transportados porlos múltiples códigos de espectro ensanchado combinados por adición;una suma de los cuadrados de a) la suma de los varones absolutos de las coordenadas de cualquierpunto de constelación que corresponde a las dimensiones proporcionadas por los valores de señalreales transportados por los múltiples códigos de espectro ensanchado combinados por adición; y b) lasuma de los valores absolutos de las coordenadas de constelación de cualquier punto quecorresponde a las dimensiones proporcionadas por los valores de señal imaginarios transportados porlos múltiples códigos de espectro ensanchado combinados por adición.

    DIRECT PHASE DIGITIZATION.
    45.
    发明专利
    DIRECT PHASE DIGITIZATION. 未知

    公开(公告)号：MY105360A

    公开(公告)日：1994-09-30

    申请号：MYPI19910226

    申请日：1991-02-12

    Applicant: ERICSSON TELEFON AB L M

    Inventor： DENT PAUL W

    IPC: G01R23/10 ,  G01R25/08 ,  H04L27/00 ,  H03D13/00 ,  H04L27/22

    Abstract: A DIRECT PHASE DIGITIZATION ELECTRICAL CIRCUIT FOR PRODUCING A DIGITAL VALUE A WHICH IS REPRESENTATIVE OF INSTATANEOUS PHASE OF AN ELECTRICAL INPUT SIGNAL (16) RELATIVE TO A REFERENCE FREQUENCY SIGNAL (FO). THE CIRCUIT INCLUDES A DIGITAL COUNTER (12) FOR CONTINUOUSLY GENERATING A STORED COUNT REPRESENTING A VALUE RESULTING FROM DIVIDING THE REFERENCE FREQUENCY SIGNAL BY A REPEATING COUNT CYCLE FREQUENCY WHICH IS OF THE SAME ORDER AS AN EXPECTED CENTER FREQUENCY OF THE ELECTRICAL INPUT SIGNAL. A TRIGGER UNIT (14) PRODUCES A TRIGGER PULSE IN RESPONSE TO THE TRIGGER UNIT RECEIVING A SAMPLING PULSE (18) AND A TRANSITION EDGE OF THE ELECTRICAL INPUT SIGNAL. AN INTERMEDIATE REGISTER (22) STORES A MOMENTARY STATE OF THE COUNTER CIRCUIT (12) IN RESPONSE TO RECEIVING THE TRIGGER PULSE. THE MOMENTARY STATE OF THE COUNTER CIRCUIT (12) CORRESPONDS TO AN INSTANTANEOUS PHASE VALUE OF THE ELECTRICAL INPUT SIGNAL. A CORRECTING CIRCUIT (23) IS PROVIDED FOR CORRECTING A RESULTING NUMERICAL VALUE IN THE INTERMEDIATE REGISTER BY REMOVING AN ACCUMULATING PHASE OFFSET VALUE. AN OUTPUT REGISTER (24) IS PROVIDED FOR STORING THE CORRECTED RESULTING NUMERICAL VALUE OF THE COUNTER CIRCUIT (12). (FIG. 1)

    LOG-POLAR SIGNAL PROCESSING
    47.
    发明专利
    LOG-POLAR SIGNAL PROCESSING 未知

    公开(公告)号：CA1315344C

    公开(公告)日：1993-03-30

    申请号：CA611776

    申请日：1989-09-18

    Applicant: ERICSSON TELEFON AB L M

    Inventor： DENT PAUL W

    IPC: H03M1/12 ,  H03D1/00 ,  H03G7/00 ,  H04L27/01 ,  H04L27/06 ,  H04L27/22 ,  H04L27/38

    Abstract: The invention relates to a method and an arrangement intended for radio communication systems and effective in digitalizing and subsequently processing numerically arbitrary radio signals. The signals are represented by composite (complex) vectors which have been subjected to disturbances in the system, such that information in the signals has been lost. This information is restored in its entirety when practising the present invention. For the purpose of solving this problem, the inventive digitalizing arrangement includes a multistage logarithmic amplifier chain in which each stage is connected to a separate detector, the output signals of which are added in an adder. The adder output signals are then transmitted to a first A/D-con-verter for digitalizing and converting the amplitude components of the signal. At the same time, the undetected signal from the staturated output stage in the amplifier chain is transmitted to a second A/D-converter for digitalizing and converting the phase components of the signal. The digital values obtained on the outputs of the AD-converters are applied to different inputs of a digital signal processor for numerical processing of the pairwise received digital values in a manner such as to restore the complete vector characteristic of the signal.

    METHOD AND ARRANGEMENT FOR FREQUENCY SYNTHESIS
    50.
    发明专利
    METHOD AND ARRANGEMENT FOR FREQUENCY SYNTHESIS 未知

    公开(公告)号：CA2047761A1

    公开(公告)日：1991-07-16

    申请号：CA2047761

    申请日：1990-12-13

    Applicant: ERICSSON TELEFON AB L M

    Inventor： DENT PAUL W

    IPC: H03L7/187 ,  H03L7/089 ,  H03L7/107 ,  H03L7/18 ,  H03L7/197 ,  H03L7/08

    Abstract: The present invention relates to frequency synthesis with a controlled oscillator (20) included in a phase locked loop, where the frequency of the oscillator output signal is divided (22) periodically by different integers, such that the frequency is, on average, divided by a value which is equal to an integer N plus or minus a numeric fraction whose absolute value is smaller than one. The phase position of pulses formed in this way is compared with the phase position of pulses which derive from a reference signal (10, 12), therewith forming a phase error signal. For the purpose of suppressing periodic variations of an oscillator control signal as a result of phase jitter, there is added or subtracted to the phase error signal, in a known manner, a correction value (24, 26) which is dependent on the aforementioned numeric fraction. In order to eliminate the need to multiply the correction value by a factor which is proportional to the inverted value of the integer N, the phase error signal is instead amplified with a factor N (28) prior to adding or subtracting the correction value. The loop bandwidth is also held constant in this way.

Patent Agency Ranking