Datenspeicherung
    41.
    发明专利

    公开(公告)号:DE112010003788T5

    公开(公告)日:2012-11-08

    申请号:DE112010003788

    申请日:2010-08-26

    Applicant: IBM

    Abstract: Es wird ein Datenspeicherungssystem beschrieben, das eine Steuereinheit, ein erstes Speichermedium geringer Leistungsfähigkeit und ein zweites Speichermedium höherer Leistungsfähigkeit umfasst. Die Steuereinheit ist mit den Speichermedien verbunden und so eingerichtet, dass sie den E/A-Zugriff auf daktiv ist, speichert sie ein Abbild auf dem ersten Speichermedium, löst eine Funktion zum Kopieren vom ersten Speichermedium zum zweiten Speichermedium aus, leitet alle E/A-Zugriffe auf das Abbild an das zweite Speichermedium und lagert periodisch Daten vom zweiten Speichermedium zum ersten Speichermedium um.

    42.
    发明专利
    未知

    公开(公告)号:DE60326632D1

    公开(公告)日:2009-04-23

    申请号:DE60326632

    申请日:2003-08-14

    Applicant: IBM

    Abstract: A method, system, and machine-readable medium for providing high-performance lock management for a flash copy image of a region of data in N-way shared storage systems is disclosed. According to one embodiment, a data processing system is provided which comprises a cache to store a copy of metadata specifying a coherency relationship between a region of data and a flash copy image of the region of data, wherein the metadata is subject to one or more lock protocols controlled by an owner storage controller node; and a client storage controller node, coupled with the cache, comprising an input/output performing component to receive a request to perform an input/output operation on at least one of the region of data and the flash copy image of the region of data and to perform the input/output operation utilizing the copy of the metadata.

    43.
    发明专利
    未知

    公开(公告)号:AT352935T

    公开(公告)日:2007-02-15

    申请号:AT03769668

    申请日:2003-10-28

    Applicant: IBM

    Abstract: An apparatus for data transmission over a network includes a buffer and a timer mechanism for timing an optimum interval (less than the round-trip error response delay) for retransmission of data. A first accessor accesses data in the buffer for transmission and starts a first timeout clock. Second or further accessors of the buffer are responsive to a timeout to access the data, start a timeout clock and attempt to transmit the data on a path avoiding path elements used by prior accessors. A counter increments and decrements a count of the references to the buffer by accessors and signals when the count reaches zero. A memory manager returns the buffer to a free buffer pool responsive to the reference counter signaling that the count has reached zero. An analysis mechanism can be used to determine the optimum interval and tune the timer mechanism.

    High-performance lock management for flash copy in n-way shared storage systems

    公开(公告)号:AU2003253003A8

    公开(公告)日:2004-06-23

    申请号:AU2003253003

    申请日:2003-08-14

    Applicant: IBM

    Abstract: A method, system, and machine-readable medium for providing high-performance lock management for a flash copy image of a region of data in N-way shared storage systems is disclosed. According to one embodiment, a data processing system is provided which comprises a cache to store a copy of metadata specifying a coherency relationship between a region of data and a flash copy image of the region of data, wherein the metadata is subject to one or more lock protocols controlled by an owner storage controller node; and a client storage controller node, coupled with the cache, comprising an input/output performing component to receive a request to perform an input/output operation on at least one of the region of data and the flash copy image of the region of data and to perform the input/output operation utilizing the copy of the metadata.

    DATA PROCESSING SYSTEMS
    45.
    发明专利

    公开(公告)号:AU2003251057A1

    公开(公告)日:2004-06-23

    申请号:AU2003251057

    申请日:2003-08-13

    Applicant: IBM

    Abstract: Systems for transmitting an application message between nodes of a clustered data processing system are disclosed. One system includes a determination of whether one or more application messages may currently be transmitted to a first node of a plurality of nodes from a second node of the plurality of nodes. The system further includes processing the one or more application messages in response to a determination that the one or more application messages may be currently transmitted.

    FAULT TRACING IN SYSTEMS WITH VIRTUALIZATION LAYERS

    公开(公告)号:GB2395578A

    公开(公告)日:2004-05-26

    申请号:GB0227250

    申请日:2002-11-22

    Applicant: IBM

    Abstract: In a stacked system, errors detected at a user application interface of one or more host systems are associated with root cause errors at a stack level below a virtualization layer by detecting an error at a user application interface; identifying an associated root cause error at a lower stack level; creating an error trace entry for the error; associating an error log identifier with the error trace entry; making the combined error log identifier and the error trace entry into an error identifier that is unique within the plurality of host systems in said stacked system; and communicating the error identifier to any requester of a service at a user application interface of one or more host systems when the service must be failed because of the root cause error.

    Data processing system with master and slave processors

    公开(公告)号:GB2365545A

    公开(公告)日:2002-02-20

    申请号:GB9930282

    申请日:1999-12-23

    Applicant: IBM

    Abstract: A data processing system comprises a master processor 10, a slave processor 30, a memory 50, and a bus subsystem 20 interconnecting the master processor 10, the slave processor 30, and the memory 50. The master processor 10 is configured to generate, in response to a memory access instruction, a read request comprising a read command for execution by the slave processor 30 to read data stored in a location in the memory 50 specified by the memory access instruction, and to write the read request to the slave processor 30 via the bus subsystem 20. The slave processor 30 is configured to execute the read command received in the read request from the master processor 10 to obtain the data stored at the specified location in the memory 50 and to write the data thus obtained to the master processor 10 via the bus subsystem 20.

Patent Agency Ranking