中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

544 records (took 0.04 seconds)

    CONTAINER-FIRST ARCHITECTURE
    42.
    发明申请
    CONTAINER-FIRST ARCHITECTURE 有权

    公开(公告)号：US20220171648A1

    公开(公告)日：2022-06-02

    申请号：US17440701

    申请日：2020-05-11

    Applicant: Intel Corporation

    Inventor： Bryan J. Rodriguez ,  Kshitij A. Doshi ,  Ned M. Smith ,  Michael G. Millsap

    IPC: G06F9/455 ,  G06F9/50

    Abstract: In one embodiment, a computing device comprises memory circuitry and processing circuitry. The memory circuitry is to store a plurality of container images, comprising: a first container image comprising a first set of applications; and a second container image comprising a virtual machine, a guest operating system, and a second set of applications. The processing circuitry is to: instantiate a plurality of containers on a host operating system, wherein the plurality of containers comprises a first container and a second container; execute the first set of applications in the first container, wherein the first set of applications is to be executed on the host operating system; and execute the virtual machine in the second container, wherein the guest operating system is to be executed on the virtual machine and the second set of applications is to be executed on the guest operating system.

    SYSTEMS, METHODS, ARTICLES OF MANUFACTURE, AND APPARATUS FOR END-TO-END HARDWARE TRACING IN AN EDGE NETWORK
    43.
    发明申请
    SYSTEMS, METHODS, ARTICLES OF MANUFACTURE, AND APPARATUS FOR END-TO-END HARDWARE TRACING IN AN EDGE NETWORK 有权

    公开(公告)号：US20220121556A1

    公开(公告)日：2022-04-21

    申请号：US17561516

    申请日：2021-12-23

    Applicant: Intel Corporation

    Inventor： Francesc Guim Bernat ,  Sunil Cheruvu ,  Tushar Gohad ,  Karthik Kumar ,  Ned M. Smith

    IPC: G06F11/36

    Abstract: Systems, methods, articles of manufacture, and apparatus for end-to-end hardware tracing in an Edge network are disclosed. An example compute device includes at least one memory, instructions in the compute device, and processing circuitry to execute the instructions to, in response to receiving detecting an object having a global group identifier, generate monitoring data corresponding to a respective process executing on the compute device, the monitoring data including a process identifier, index the monitoring data having the process identifier to the corresponding global group identifier, synchronize a time stamp of the monitoring data to a network time protocol corresponding to the global group identifier, and transmit the indexed and synchronized monitoring data as tracing data in to the a tracing datastore.

    Technologies for accelerated data access and physical data security for edge devices
    44.
    发明授权
    Technologies for accelerated data access and physical data security for edge devices 有权

    公开(公告)号：US11301396B2

    公开(公告)日：2022-04-12

    申请号：US16368987

    申请日：2019-03-29

    Applicant: Intel Corporation

    Inventor： Francesc Guim Bernat ,  Ned M. Smith

    IPC: G06F12/14 ,  G06F21/71 ,  G06F21/62 ,  G06F12/16 ,  G06F11/34 ,  G06F11/30

    Abstract: Technologies for accelerated edge data access and physical data security include an edge device that executes services associated with endpoint devices. An address decoder translates a virtual address generated by a service into an edge location using an edge translation table. If the edge location is not local, the edge device may localize the data and update the edge translation table. The edge device may migrate the service to another edge location, including migrating the edge translation table. The edge device may monitor telemetry and determine on a per-tenant basis whether a physical attack condition is present. If present, the edge device instructs a data resource to wipe an associated tenant data range. The determinations to localize remote data, to migrate the service, and/or whether the physical attack condition is present may be performed by an accelerator of the edge device. Other embodiments are described and claimed.

    TRANSACTION RESOURCES FOR STATELESS MESSAGE PROTOCOL
    46.
    发明申请
    TRANSACTION RESOURCES FOR STATELESS MESSAGE PROTOCOL 有权

    公开(公告)号：US20210409498A1

    公开(公告)日：2021-12-30

    申请号：US17171312

    申请日：2021-02-09

    Applicant: Intel Corporation

    Inventor： Ned M. Smith ,  Gregory Burns ,  Ravi Subramaniam

    IPC: H04L29/08 ,  G06F9/46 ,  H04L29/06

    Abstract: A communications device, such as an Internet-of-Things device, includes an entity resource to originate or consume data, and core resources to facilitate stateless messaging with a remote device, with the messaging being associated with the entity resource. Transaction resources are provided to manage a transaction with the remote device. The transaction includes a sequence of messages associated with the entity resource. The transaction resources include a transaction state machine to represent a current intra-transactional ephemeral state from among a plurality of intra-transactional ephemeral states representing progression of the transaction, a commit handler to institute a persistent state change related to the entity resource in response to a successful completion of the transaction, and a transaction communicator to conduct intra-transaction communications via the core resources directed to corresponding transactional resources of the remote device.

    METHODS AND APPARATUS TO OFFLOAD EXECUTION OF A PORTION OF A MACHINE LEARNING MODEL
    47.
    发明申请
    METHODS AND APPARATUS TO OFFLOAD EXECUTION OF A PORTION OF A MACHINE LEARNING MODEL 有权

    公开(公告)号：US20210397999A1

    公开(公告)日：2021-12-23

    申请号：US17359395

    申请日：2021-06-25

    Applicant: Intel Corporation

    Inventor： Francesc Guim Bernat ,  Ned M. Smith ,  Karthik Kumar ,  Sunil Cheruvu

    IPC: G06N5/04 ,  G06F11/34 ,  G06F9/50

    Abstract: Methods, apparatus, systems and articles of manufacture to offload execution of a portion of a machine learning model are disclosed. An example apparatus includes processor circuitry to instantiate offload controller circuitry to select a first portion of layers of the machine learning model for execution at a first node and a second portion of the layers for remote execution for execution at a second node, model executor circuitry to execute the first portion of the layers, serialization circuitry to serialize the output of the execution of the first portion of the layers, and a network interface to transmit a request for execution of the machine learning model to the second node, the request including the serialized output of the execution of the first portion of the layers of the machine learning model and a layer identifier identifying the second portion of the layers of the machine learning model.

    APPARATUS, SYSTEMS, ARTICLES OF MANUFACTURE, AND METHODS FOR DATA LIFECYCLE MANAGEMENT IN AN EDGE ENVIRONMENT
    50.
    发明申请
    APPARATUS, SYSTEMS, ARTICLES OF MANUFACTURE, AND METHODS FOR DATA LIFECYCLE MANAGEMENT IN AN EDGE ENVIRONMENT 有权

    公开(公告)号：US20210011649A1

    公开(公告)日：2021-01-14

    申请号：US17033185

    申请日：2020-09-25

    Applicant: Intel Corporation

    Inventor： Kshitij Arun Doshi ,  Ned M. Smith ,  Francesc Guim Bernat

    IPC: G06F3/06 ,  G06F9/455 ,  H04L12/24 ,  H04L12/927

    Abstract: Apparatus and methods for data lifecycle management in an edge environment are disclosed herein. An example apparatus includes an operation executor to identify a first operation to be performed for a data object at an edge node in an edge environment and a second operation to be performed for the data object, the first operation different that the second operation. The example apparatus includes a time parameter retriever to retrieve a first time value associated with the first operation from a data source and a second time value associated with the second operation from the data source. The operation executor is to execute the first operation in response to the first time value and to execute the second operation in response to the second time value.

Patent Agency Ranking