Data and servo sampling in synchronous data detection channel
    51.
    发明授权
    Data and servo sampling in synchronous data detection channel 失效
    数据和伺服采样同步数据检测通道

    公开(公告)号:US5825318A

    公开(公告)日:1998-10-20

    申请号:US769823

    申请日:1996-12-19

    Abstract: An analog-to-digital converter circuit in a sampling data detection channel of a disk drive synchronously samples user data in the data track areas at a first quantization resolution and samples servo bursts from the spoke areas at a second quantization resolution effectively greater than said first quantization resolution. An offset circuit provides a predetermined analog offset signal to a combining circuit which combines it with an incoming analog signal to provide a composite signal during a spoke servo burst sampling interval. An analog-to-digital converter samples the composite signal during the servo spoke burst sampling interval, and synchronously samples the analog signal during a user data sampling interval. A digital averaging circuit averages the servo spoke samples over a predetermined averaging interval to provide averaged burst samples having increased bit resolution.

    Abstract translation: 磁盘驱动器的采样数据检测通道中的模拟 - 数字转换器电路以第一量化分辨率同步采样数据轨道区域中的用户数据,并且以比第二量化分辨率有效地大的第二量化分辨率从轮辐区域采样伺服脉冲串 量化分辨率。 偏移电路向组合电路提供预定的模拟偏移信号,该组合电路将其与输入模拟信号组合,以在辐射伺服脉冲串采样间隔期间提供复合信号。 模数转换器在伺服轮询突发采样间隔期间对复合信号进行采样,并在用户数据采样间隔期间同步采样模拟信号。 数字平均电路在预定的平均间隔上对伺服轮辐样本进行平均,以提供具有增加的比特分辨率的平均突发样本。

    Modulated dither signal
    52.
    发明授权
    Modulated dither signal 失效
    调制抖动信号

    公开(公告)号:US5451947A

    公开(公告)日:1995-09-19

    申请号:US200613

    申请日:1994-02-23

    Applicant: Gary Morrison

    Inventor: Gary Morrison

    CPC classification number: G01R19/25 G01R21/133 H03M1/201

    Abstract: A system for analogue to digital conversion comprising a means (4) for receiving an input analogue signal, a dither generator for adding a dither signal and an analogue to digital converter (2) for converting the combined input signal and dither signal to a digital value, characterized in that the dither generator provides a dither signal of a form comprising a first periodic dither signal having superimposed and being shaped by a second signal having at least one component which varies the first periodic dither signal over at least one quantization interval of the analogue to digital converter.

    Abstract translation: 一种用于模数转换的系统,包括用于接收输入模拟信号的装置(4),用于添加抖动信号的抖动发生器和用于将组合输入信号和抖动信号转换成数字值的模数转换器(2) 其特征在于,所述抖动发生器提供包括第一周期性抖动信号的抖动信号,所述第一周期性抖动信号已被叠加并被第二信号整形,所述第二信号具有至少一个分量,所述至少一个分量通过所述模拟信号的至少一个量化间隔改变第一周期性抖动信号 到数字转换器。

    Method and apparatus for enhancing the signal resolution of an
analog-to-digital converter
    53.
    发明授权
    Method and apparatus for enhancing the signal resolution of an analog-to-digital converter 失效
    用于增强模数转换器的信号分辨率的方法和装置

    公开(公告)号:US4963881A

    公开(公告)日:1990-10-16

    申请号:US425146

    申请日:1989-10-23

    CPC classification number: H03M1/201

    Abstract: A method and apparatus for enhancing the resolution of an analog-to-digital converter. The method uses the addition of a second analog waveform to a first analog signal which is to be converted. When the composite signal is converted to digital form, this enhances the effective resolution of the A/D converter with respect to the first signal. Integration of the composite digital signal causes the effects of the second waveform to average to zero. The result is an enhanced resolution signal without undesired effects of the added second signal.

    Abstract translation: 一种用于增强模数转换器的分辨率的方法和装置。 该方法使用向要转换的第一模拟信号添加第二模拟波形。 当复合信号被转换为数字形式时,这增强了A / D转换器相对于第一信号的有效分辨率。 复合数字信号的积分使第二波形的效果平均为零。 结果是增强的分辨率信号,没有不必要的添加的第二信号的影响。

    Digital to analog conversion system with the addition of dither to the
digital input
    54.
    发明授权
    Digital to analog conversion system with the addition of dither to the digital input 失效
    数字到模拟转换系统,加上抖动到数字输入

    公开(公告)号:US4644324A

    公开(公告)日:1987-02-17

    申请号:US810974

    申请日:1985-12-19

    CPC classification number: H03M1/201

    Abstract: A system for converting an audio or like data signal from digital to analog form, with the addition of dither (white noise) to the digital input, with or without the subsequent removal of the dither from the analog output, for the reduction of quantization noise. Included is a network of n adders, equal in number to the n bits of the coded data signal, for adding in bit parallel form the digital data signal and the digital dither signal. Generated by an analog dither generator, the dither signal is transformed by an analog to digital converter into an m bit coded digital output, m being less than n, prior to delivery to the adder network. Some, preferably all, of the m bits of the digital dither signal are each added to, for example, two different ones of the n bits of the digital data signal so that, for instance, an eight bits analog to digital converter can be used for the provision of a digital dither signal to be added to a 16 bits digital audio signal. The adder network is connected to a digital to analog converter for converting the bit parallel addition of the data and dither signals into analog form.

    Abstract translation: 一种用于将音频或类似数据信号从数字形式转换成模拟形式的系统,在数字输入端添加抖动(白噪声),伴随或不用随后从模拟输出中去除抖动,以减少量化噪声 。 包括与编码数据信号的n位数相等的n个加法器的网络,用于以数字数据信号和数字抖动信号的位并行形式相加。 由模拟抖动发生器产生的抖动信号由模拟数字转换器转换成m位编码的数字输出,m小于n,然后传送到加法器网络。 数字抖动信号的m位中的一些,优选地,全部每一个都被添加到例如数字数据信号的n位中的两个不同的位,使得例如可以使用8位模数转换器 用于提供要添加到16位数字音频信号的数字抖动信号。 加法器网络连接到数模转换器,用于将数据和抖动信号的位并行加法转换为模拟形式。

    ULTRASONIC FLOW METER WITH IMPROVED ADC ARRANGEMENT
    55.
    发明申请
    ULTRASONIC FLOW METER WITH IMPROVED ADC ARRANGEMENT 审中-公开
    超声波流量计,改进ADC布局

    公开(公告)号:WO2018006912A1

    公开(公告)日:2018-01-11

    申请号:PCT/DK2016/050242

    申请日:2016-07-08

    CPC classification number: G01F1/667 H03M1/12 H03M1/201

    Abstract: Transit-time based ultrasonic flow meter with analog-to-digital conversion for measuring ultrasonic signals, wherein accuracy of measurements is improved by making several measurements with different input offset, reference voltage,frame offset or sample rate in an analog-to-digital conversion stage.

    Abstract translation: 具有用于测量超声信号的模数转换的基于传播时间的超声波流量计,其中通过以不同的输入偏移,参考电压,帧偏移或采样率进行多次测量来提高测量的准确度 在模拟到数字转换阶段。

    一种用于高精度模数转换器中的抖动电路

    公开(公告)号:WO2016119133A1

    公开(公告)日:2016-08-04

    申请号:PCT/CN2015/071683

    申请日:2015-01-28

    Abstract: 一种用于高精度模数转换器中的抖动电路,包括可置位的伪随机序列产生器(1),产生与模拟输入信号Vi不相关且可置位的伪随机序列信号,取其中的n位信号作为数字抖动信号;修调模块(2),准确定位控制可修调的DAC电路(3)的修调信号,以对可修调的DAC电路(3)进行校准;可修调的DAC电路(3),受到修调信号的控制,将接收的数字抖动信号转化为模拟抖动信号;抖动信号引入电路(4),接收模拟抖动信号和模拟输入信号Vi,处理后输出模拟信号并引入模数转换器(10)输入;抖动信号去除电路(5),接收数字抖动信号,并将抖动信号在模数转换器的输出中去除,得到最终数据输出结果DOUT。有效降低了高精度ADC转换器系统的复杂度,并适用于高精度ADC转换器中改善其动态非线性。

    SPLIT TRANSFORMER BASED LC-TANK DIGITALLY CONTROLLED OSCILLATOR
    57.
    发明申请
    SPLIT TRANSFORMER BASED LC-TANK DIGITALLY CONTROLLED OSCILLATOR 审中-公开
    基于分离式变压器的液相色谱数字控制振荡器

    公开(公告)号:WO2016029000A2

    公开(公告)日:2016-02-25

    申请号:PCT/US2015046086

    申请日:2015-08-20

    Abstract: A novel and useful LC-tank digitally controlled oscillator (DCO) incorporating a split transformer configuration. The LC-tank oscillator exhibits a significant reduction in area such that it is comparable in size to conventional ring oscillators (ROs) while still retaining its salient features of excellent phase noise and low sensitivity to supply variations. The oscillator incorporates an ultra-compact split transformer topology that is less susceptible to common-mode electromagnetic interference than regular high-Q LC tanks which is highly desirable in SoC environments. The oscillator, together with a novel dc-coupled buffer, can be incorporated within a wide range of circuit applications, including clock generators and an all-digital phase-locked loop (ADPLL) intended for wireline applications.

    Abstract translation: 一种新颖有用的LC-tank数字控制振荡器(DCO),其包含分离变压器配置。 LC-tank振荡器显示出显着的面积减小,使得它在尺寸上与常规的环形振荡器(RO)相当,同时仍然保持其显着的相位噪声特征以及对供应变化的低灵敏度。 该振荡器包含一个超紧凑型分离式变压器拓扑,它比常规高Q液相色谱箱容易受到共模电磁干扰的影响,这在SoC环境中是非常需要的。 该振荡器与一个新颖的直流耦合缓冲器可以并入广泛的电路应用中,包括用于有线应用的时钟发生器和全数字锁相环(ADPLL)。

    AD変換装置
    58.
    发明申请
    AD変換装置 审中-公开
    A / D转换器件

    公开(公告)号:WO2012132332A1

    公开(公告)日:2012-10-04

    申请号:PCT/JP2012/001954

    申请日:2012-03-21

    CPC classification number: H03M1/20 H03M1/201

    Abstract:  AD変換装置は、基準クロックの周期の整数倍の周期の制御クロックを生成する手段と、制御クロックの周期を1サイクルとして、基準クロックの周期毎に異なるシフト電圧を発生する手段と、シフト電圧によってアナログ信号をオフセットする手段、オフセットされたアナログ信号を基準クロックの周期毎にAD変換する手段と、制御クロックの周期毎にAD変換部の出力を平均化する手段とを備える。

    Abstract translation: A / D转换装置具有:用于产生具有作为参考时钟的周期的整数倍的周期的控制时钟的装置; 用于在参考时钟的每个周期产生不同的移位电压的装置,一个周期是控制时钟的周期; 用于利用移位电压抵消模拟信号的装置; 用于在参考时钟的每个周期将偏移模拟信号转换为数字的装置; 以及用于对控制时钟的每个周期平均A / D转换单元的输出的装置。

    OVERSAMPLING IN ANALOGUE-DIGITAL AND DIGITAL-ANALOGUE CONVERTERS
    59.
    发明申请
    OVERSAMPLING IN ANALOGUE-DIGITAL AND DIGITAL-ANALOGUE CONVERTERS 审中-公开
    过采样模拟数字和数字模拟转换器

    公开(公告)号:WO02080370A2

    公开(公告)日:2002-10-10

    申请号:PCT/EP0103685

    申请日:2001-03-30

    CPC classification number: H03M1/66 H03M1/201 H03M3/33 H03M3/458 H03M3/50

    Abstract: The invention relates to a method and a device for the digital transmission of analogue signals, whereby an oversampling in analogue-digital and digital-analogue converters is carried out. A digital-analogue conversion is thus carried out which is particularly suitable for VDSL systems. A transmitted digital transmission signal (110) is supplied to a mixing unit (201). The digital transmission signal (110) is superimposed on a received noise signal (211), in the mixing unit (201) and applied to a received noise source connection (209). An interpolation filter unit (203), combined with a serial noise generation device (205), provides an increase in the frequency band width such that a suitable oversampling is achieved.

    Abstract translation: 本发明提供一种方法和用于模拟信号的数字传输装置,过采样在模拟 - 数字和数字 - 模拟转换器来执行。 在这里,一个数字 - 模拟转换被执行,这是特别适用于VDSL系统。 A发送数字发送信号(110)被提供给一个混合单元(201),其中,在所述混合单元(201)的数字发送信号(110)施加到一个接收噪声信号(211)被叠加在接收噪声源极端子(209)。 的内插滤波器(203)的化合物,连同随后的噪声整形器(205)的增加在制备,从而使合适的过采样,实现了频率带宽。

Patent Agency Ranking