METHOD AND ARRANGEMENT FOR FORMING ELECTRONIC DEVICE
    3.
    发明申请
    METHOD AND ARRANGEMENT FOR FORMING ELECTRONIC DEVICE 审中-公开
    形成电子设备的方法和装置

    公开(公告)号:WO2007096473A1

    公开(公告)日:2007-08-30

    申请号:PCT/FI2007/050094

    申请日:2007-02-22

    Abstract: An insert (2) is arranged in an injection mould (1 ) and plastic is cast onto the insert (2). The insert (2) comprises at least one electronic component and connector (4) for testing the component. The injection mould (1 ) is provided with a counter connector (5) which is arranged to connect to the connector (4). The condition of the insert (2) is tested by a testing device connected to the counte connector (5) during the injection moulding process.

    Abstract translation: 插入件(2)布置在注射模具(1)中,塑料被浇注到插入件(2)上。 插入件(2)包括用于测试部件的至少一个电子部件和连接器(4)。 注射模具(1)设置有连接到连接器(4)的计数器连接器(5)。 插入件(2)的状态在注射成型过程中通过与连接器(5)连接的测试装置进行测试。

    PRINTED CIRCUIT BOARD, METHOD OF MANUFACTURING THE SAME, AND ELECTRONIC DEVICE
    6.
    发明申请
    PRINTED CIRCUIT BOARD, METHOD OF MANUFACTURING THE SAME, AND ELECTRONIC DEVICE 审中-公开
    印刷电路板,其制造方法和电子设备

    公开(公告)号:WO2006048507A1

    公开(公告)日:2006-05-11

    申请号:PCT/FI2005/050384

    申请日:2005-10-31

    Abstract: A printed circuit board, a method of manufacturing the same, and an electronic device. The printed circuit board comprises at least three conducting layers insulated from one another by insulating layers. Conductive patterns comprising electrically conducting lands are formed from the conducting layers arranged with respect to one another such that every land is at least partly aligned with respect to the other lands. A through-hole-channel is provided through the lands in order to generate an electric contact between the conducting layers. The printed circuit board comprises at least one land whose both sides are provided with at least one land having a smaller surface area.

    Abstract translation: 印刷电路板,其制造方法和电子设备。 印刷电路板包括通过绝缘层彼此绝缘的至少三个导电层。 包括导电焊盘的导电图案由相对于彼此布置的导电层形成,使得每个焊盘至少部分地相对于另一焊盘对准。 为了在导电层之间产生电接触,通过焊盘设置通孔通道。 印刷电路板包括至少一个焊盘,其两侧设置有至少一个具有较小表面积的焊盘。

    A METHOD FOR CONGESTION MANAGEMENT IN A FRAME RELAY NETWORK AND A NODE IN A FRAME RELAY NETWORK
    7.
    发明申请
    A METHOD FOR CONGESTION MANAGEMENT IN A FRAME RELAY NETWORK AND A NODE IN A FRAME RELAY NETWORK 审中-公开
    框架继电器网络中的约束管理和帧中继网络中的节点的方法

    公开(公告)号:WO1994014264A1

    公开(公告)日:1994-06-23

    申请号:PCT/FI1993000538

    申请日:1993-12-14

    Abstract: The invention relates to a method for congestion management in a frame relay network. In the method, a virtual channel associated with a frame (39) to be transferred is determined. In order to provide a congestion management method which is reliable and capable of rapid responding and which allows event virtual connections to be prioritized with respect to the throughput probability, (a) at least some of the virtual channels are assigned a respective service level; (b) a congestion level having values in a predetermined relationship to the values of the service levels is determined for a network resource (15) liable to congestion; (c) the value representing the service level of the virtual channel of the FR frame (39) is compared with the value representing the congestion level of said resource; and (d) when the result of the comparison falls outside a predetermined value range, the frame (39) is discarded.

    Abstract translation: 本发明涉及帧中继网络中拥塞管理的方法。 在该方法中,确定与要传送的帧(39)相关联的虚拟信道。 为了提供可靠且能够快速响应并且允许事件虚拟连接相对于吞吐量概率被优先化的拥塞管理方法,(a)至少一些虚拟信道被分配相应的服务级别; (b)对于容易拥塞的网络资源(15),确定具有与所述服务级别的值的预定关系的值的拥塞级别; (c)将表示FR帧(39)的虚拟信道的服务级别的值与表示所述资源的拥塞级别的值进行比较; 和(d)当比较结果落在预定值范围之外时,丢弃该帧(39)。

Patent Agency Ranking