Abstract:
An apparatus and a method for decoding a low density parity check code using a plurality of basic parity check matrixes are provided to perform a decoding process at high speed while reducing complexity by partially processing a parity check matrix successively. A parity check matrix selecting unit(910) determines a plurality of basic parity check matrixes according to a size of sub-matrix and a paralleling number. A bit input unit(920) receives the log likelihood ratio value about the input bit according to a size of sub-matrix and the paralleling number. A check matrix processor(930) partially processes the parity check matrix successively by using the received log likelihood ratio value and the plurality of basic parity check matrixes. A bit processor restores the input bit according to the size of sub-matrix and the paralleling number by determining the bit level from the partially parallel processed parity check matrix value.
Abstract:
A method and an apparatus for detecting a symbol boundary are provided to determine symbol synchronization according to a result by comparing a critical value with a difference between a previous detected peak value and a present detected peak value. A symbol synchronization device calculates a cross-correlation value about a received preamble(101). The symbol synchronization device searches a maximum peak value about a corrected real number component(102). A first peak value is stored in an A register(103). A second peak value is stored in a B register(104). A difference between the first peak value and the second peak value is calculated(105). An absolute value of the peak difference is compared with a first critical value for determining the first peak value as a symbol boundary(106). If the peak difference is less than the first critical value, the first peak value is compared with a second critical value for determining the first peak value as symbol synchronization(107). If the first peak value is larger than the second critical value, a position in which the first peak value is generated is determined as the symbol boundary for the symbol synchronization(108). If the first peak value is less than the second critical value, the second peak value is stored in the A register(109).
Abstract:
본 발명은 고속 데이터 전송을 위한 차세대 무선 근거리 통신 시스템에서 기존의 심볼 동기를 위한 피크 검출 방법의 문제점을 개선하여 신뢰성 있는 심볼 경계를 검출할 수 있는 심볼 경계 검출 방법 및 장치에 관한 것으로, 고속 무선 근거리 통신 시스템에서 심볼 동기를 위한 심볼 경계 검출 방법에 있어서, (a) 최대 피크치 검색에 의해 검색된 첫 번째 피크치(이전 피크치)와 두 번째 피크치(현재 피크치)의 차이를 계산하는 단계; (b) 상기 계산된 피크 차이와 제1 임계치(이는 이전 피크치를 심볼 경계로 결정하기 위해 임의로 설정된 값)를 비교하는 단계; (c) 상기 피크 차이가 상기 제1 임계치보다 작으면, 상기 이전 피크치가 발생된 위치를 심볼 경계로 결정하는 단계; 및 (d) 상기 피크 차이가 상기 제1 임계치보다 크면, 상기 현재 피크치가 발생된 위치를 심볼 경계로 결정하는 단계를 포함한다. 차세대, 고속, 무선, 근거리, 통신, WLAN, 심볼, 동기, 경계, 검출, 피크
Abstract:
An apparatus and a method for generating a parity check matrix of an LDPC code and an LDPC encoding/decoding apparatus using the same are provided to perform a super speed decoding by designing an LDPC code supporting various information lengths and a code rate applying an information shortening method and a puncturing method. A first parity check matrix generating unit(31) generates a first parity check matrix comprised of a first information block and a parity block. A q-th parity check matrix generator generates the q-th parity check matrix by adding the q-th information block to the (q-1)-th parity check matrix. An information shortening unit(36) generates at least one parity check matrix different from the first to Q parity check matrixes by applying the information shortening to at least one parity check matrix among the first to Q parity check matrixes. A puncturing unit(37) generates at least one parity check matrix different from the first to Q parity check matrixes by applying a puncturing method to at least one parity check matrix among the first to Q parity check matrixes.