-
公开(公告)号:JPH1117119A
公开(公告)日:1999-01-22
申请号:JP35274997
申请日:1997-12-22
Applicant: ADVANCED MICRO DEVICES INC
Inventor: AN JIU
IPC: H01L27/04 , H01L21/60 , H01L21/82 , H01L21/822 , H03K19/173
Abstract: PROBLEM TO BE SOLVED: To reduce a leakage current in an integrated circuit device, by a method wherein a zero current draw circuit is connected between bonding pads on an integrated circuit and the internal circuit of the integrated circuit. SOLUTION: An integrated circuit 10 has a cavity 22 for housing an internal circuit 100. Package leads 24 for connecting the circuit 100 with an external device are formed along the peripheral edge parts of a chip package 20. Bonding pads 30 are used for connecting the circuit 100 with the leads 24. A zero-current draw circuit 50 is coupled between the pads 30 and the circuit 100 and in the normal operating mode of the circuit 50, the circuit 50 is coupled between the pads 30 and a ground potential. As the pads 30 are pulled to the ground potential through a pull-down transistor which is turned on in a default constitution, a leakage current is not pulled in an integrated circuit device at all.
-
公开(公告)号:JPH1125036A
公开(公告)日:1999-01-29
申请号:JP3565898
申请日:1998-02-18
Applicant: ADVANCED MICRO DEVICES INC
Inventor: AN JIU , MERCHANT SHASHANK
IPC: G06F15/16 , G06F9/52 , G06F13/36 , G06F13/362 , G06F13/364 , G06F13/368 , G06F15/177
Abstract: PROBLEM TO BE SOLVED: To provide an arbitration system capable of evading the contention of buses. SOLUTION: An arbitration system evades the contention of buses by allocating exclusive parts of clock signals to arbitors 44, 46. The system includes shared resources and one or more agents for requesting accesses to two or more shared resources. The system uses two arbitors 44, 46 so that one of them communicates the state of each shared bus to the other. A 1st agent requesting an access to a 1st bus is permitted to access only in the 1st part of a clock signal. A 2nd agent requesting an access to a 2nd bus is permitted to access only in the 2nd part of the clock signal based on a state whether the 1st bus is usable or not.
-
公开(公告)号:DE69732765T2
公开(公告)日:2005-08-11
申请号:DE69732765
申请日:1997-12-08
Applicant: ADVANCED MICRO DEVICES INC
Inventor: AN JIU
IPC: H01L27/04 , H01L21/60 , H01L21/82 , H01L21/822 , H03K19/173 , H03K19/177
Abstract: A circuit that is coupled to a bonding pad of an integrated circuit structure for reducing the leakage current through the structure to approximately zero when a bonding option is selected. The current path through the integrated circuit structure is removed by turning off a circuit element upon application of a control signal from the integrated circuit structure.
-
公开(公告)号:DE69827879D1
公开(公告)日:2005-01-05
申请号:DE69827879
申请日:1998-01-29
Applicant: ADVANCED MICRO DEVICES INC
Inventor: AN JIU , MERCHANT SHASHANK
IPC: G06F15/16 , G06F9/52 , G06F13/36 , G06F13/362 , G06F13/364 , G06F13/368 , G06F15/177 , G06F13/40 , G06F13/12
Abstract: An arbitration system (10) resolves bus contention problems by assigning an exclusive portion (PHS or PHA) of a clock signal (CLK) to a corresponding arbiter. The system includes shared resources and one or more requesting agents (26 or 28) that require access to more than one of the shared resources. The system uses two arbiters (44 and 46), each which communicate the status of a respective shared bus to the other arbiter. A first agent (26 or 28) requesting access to a first bus (S bus) is only granted access during a first portion (PHS) of a clock signal and based on the availability of a second bus (A bus). A second agent (434, 36, 38, 40, or 42) requesting access to a second bus is only granted access during a second portion (PHA) of the clock signal and based on an availability of the first bus (S bus).
-
公开(公告)号:DE69827879T2
公开(公告)日:2005-11-03
申请号:DE69827879
申请日:1998-01-29
Applicant: ADVANCED MICRO DEVICES INC
Inventor: AN JIU , MERCHANT SHASHANK
IPC: G06F15/16 , G06F9/52 , G06F13/36 , G06F13/362 , G06F13/364 , G06F13/368 , G06F15/177 , G06F13/40 , G06F13/12
Abstract: An arbitration system (10) resolves bus contention problems by assigning an exclusive portion (PHS or PHA) of a clock signal (CLK) to a corresponding arbiter. The system includes shared resources and one or more requesting agents (26 or 28) that require access to more than one of the shared resources. The system uses two arbiters (44 and 46), each which communicate the status of a respective shared bus to the other arbiter. A first agent (26 or 28) requesting access to a first bus (S bus) is only granted access during a first portion (PHS) of a clock signal and based on the availability of a second bus (A bus). A second agent (434, 36, 38, 40, or 42) requesting access to a second bus is only granted access during a second portion (PHA) of the clock signal and based on an availability of the first bus (S bus).
-
公开(公告)号:DE69732765D1
公开(公告)日:2005-04-21
申请号:DE69732765
申请日:1997-12-08
Applicant: ADVANCED MICRO DEVICES INC
Inventor: AN JIU
IPC: H01L27/04 , H01L21/60 , H01L21/82 , H01L21/822 , H03K19/173 , H03K19/177
Abstract: A circuit that is coupled to a bonding pad of an integrated circuit structure for reducing the leakage current through the structure to approximately zero when a bonding option is selected. The current path through the integrated circuit structure is removed by turning off a circuit element upon application of a control signal from the integrated circuit structure.
-
-
-
-
-