NEAR ZERO CURRENT-RIPPLE INVERSION OR RECTIFICATION CIRCUITS
    1.
    发明申请
    NEAR ZERO CURRENT-RIPPLE INVERSION OR RECTIFICATION CIRCUITS 有权
    近零电流纹波反转或整流电路

    公开(公告)号:US20130308353A1

    公开(公告)日:2013-11-21

    申请号:US13472622

    申请日:2012-05-16

    CPC classification number: H02M7/537 H02M1/14 H02M1/44 H02M7/217 H02M7/48

    Abstract: The present invention relates to a near zero current-ripple inversion circuit including top and bottom cells, a transformer (T1) comprising primary windings (P1, P2) and a secondary winding (S1), and at least one middle cell connected in series between the top and bottom cells. The top cell comprises two capacitors (C1, C2) and a switch (Q1) each connecting to the middle cell, and an inductor (Lr1) and the primary winding (P1) connected in series between the capacitor (C1) and switch (Q1), wherein the switch (Q1) is connected to the capacitors (C1, C2) respectively. The bottom cell comprises a capacitor (C3) and a switch (Q2) each connecting to the middle cell, and an inductor (Lr2) and the primary winding (P2) connected in series between the capacitor (C3) and switch (Q2), wherein the primary winding (P2) is connected to the middle cell, and the capacitor (C3) and switch (Q2) are connected.

    Abstract translation: 本发明涉及包括顶部和底部单元的近零电流纹波反转电路,包括初级绕组(P1,P2)和次级绕组(S1)的变压器(T1)和串联连接的至少一个中间单元 顶部和底部细胞。 顶部单元包括两个电容器(C1,C2)和每个连接到中间单元的开关(Q1)和串联连接在电容器(C1)和开关(Q1)之间的电感器(Lr1)和初级绕组(P1) ),其中开关(Q1)分别连接到电容器(C1,C2)。 底部单元包括每个连接到中间单元的电容器(C3)和开关(Q2),以及串联连接在电容器(C3)和开关(Q2)之间的电感器(Lr2)和初级绕组(P2) 其中初级绕组(P2)连接到中间单元,并且电容器(C3)和开关(Q2)被连接。

    CURRENT RIPPLE REDUCTION POWER CONVERSION CIRCUITS
    2.
    发明申请
    CURRENT RIPPLE REDUCTION POWER CONVERSION CIRCUITS 有权
    电流纹波降低功率转换电路

    公开(公告)号:US20120051108A1

    公开(公告)日:2012-03-01

    申请号:US12870867

    申请日:2010-08-30

    CPC classification number: H02M7/48 H02M7/217

    Abstract: A circuit used to convert DC input to AC output comprises a transformer and three series sub-circuits. The first series sub-circuit is connected in parallel with the DC input and comprises first and second capacitors connected in series. The secondary series sub-circuit is connected in parallel with the DC input and comprises a first primary winding of the transformer, a clamping capacitor and a second primary winding of the transformer sequentially connected in series. The third series sub-circuit connected in parallel with said clamping capacitor and comprises first and second switches connected in series. The center nodes of the first and third series sub-circuits are connected together. Thus, while a secondary winding of the transformer provides AC voltage, the circuit is able to effectively reduce current ripple and decrease voltage stress on semiconductor switch with minimum component count. Similar topologies may be used for rectification instead of inversion.

    Abstract translation: 用于将DC输入转换为AC输出的电路包括变压器和三个串联子电路。 第一系列子电路与DC输入并联连接,并包括串联连接的第一和第二电容器。 二次串联副电路与直流输入并联连接,包括变压器的第一初级绕组,钳位电容器和变压器的第二初级绕组顺序串联连接。 与所述钳位电容并联连接的第三串联子电路,包括串联连接的第一和第二开关。 第一和第三串联子电路的中心节点连接在一起。 因此,当变压器的次级绕组提供交流电压时,该电路能够有效地减少电流纹波,并以最小的元件数量减少半导体开关上的电压应力。 类似的拓扑可以用于整流而不是反转。

    TT Control Zero-Voltage-Switching Power Inversion Circuits

    公开(公告)号:US20210218347A1

    公开(公告)日:2021-07-15

    申请号:US17137332

    申请日:2020-12-29

    Applicant: Ching-Shan LEU

    Inventor: Ching-Shan LEU

    Abstract: Employing a novel TT control scheme, several ZVS power inversion circuits are disclosed. In addition to achieving zero-voltage switching performance for high frequency operation, the disclosed power inversion circuits can alleviate or eliminate the potential shoot-through problem existed in phase-shift control full-bridge power inversion circuits. Consequently, reliability performance can be improved.

    SOFT-SWITCHING LOW INPUT CURRENT-RIPPLE POWER INVERSION CIRCUITS

    公开(公告)号:US20200044559A1

    公开(公告)日:2020-02-06

    申请号:US16432914

    申请日:2019-06-05

    Applicant: Ching-Shan LEU

    Inventor: Ching-Shan LEU

    Abstract: A soft-switching and low input current ripple inverter circuit is disclosed. It includes two paralleled dual-switch forward inverter circuits with a single transformer, two clamping diodes, and one coupling capacitor. It has voltage-clamping function on the switches with a lossless snubber at the turn-off instant and provides enough leakage energy to achieve zero-voltage switching operation with low input current ripple feature. Two set of the driver signals with 180 phase shift each other are used to control the switches of said first and second dual-switch forward inverters, respectively. Each set of driver signals includes one PWM signal (D) and one near 50% duty cycle driver signal. Employing the proposed inverter circuit, the switch's turn-on voltage can be reduced to half input voltage compared to its prior art circuits. Consequently, the switching losses are thus reduced and efficiency is improved, especially in light-load operation.

Patent Agency Ranking