-
公开(公告)号:KR850000814B1
公开(公告)日:1985-06-14
申请号:KR810002805
申请日:1981-08-03
Applicant: HITACHI LTD
Inventor: YAMASHIRO OSAMU , HONGKO TOYOHIKO
-
公开(公告)号:MY8700365A
公开(公告)日:1987-12-31
申请号:MY8700365
申请日:1987-12-30
Applicant: HITACHI LTD
Inventor: YAMASHIRO OSAMU , HONGO TOYOHIKO
-
公开(公告)号:HK43486A
公开(公告)日:1986-06-20
申请号:HK43486
申请日:1986-06-09
Applicant: HITACHI LTD
Inventor: YAMASHIRO OSAMU , HONGO TOYOHIKO
Abstract: According to the present invention, the voltage of a battery is supplied to an electronic circuit such as a watch circuit through a step down circuit which is constructed of capacitors and switching MIDFETs. The step down circuit performs a current converting operation as well as a voltage converting operation. The operating current of the electronic circuit is reduced by the reduction in the operating voltage of the same. As a result that the operating current level of the electronic circuit is dropped and that the current conversion is performed by the step down circuit, the battery current is relatively largely dropped. The construction thus far described elongates the lifetime of the battery. According to the present invention, therefore, there is provided a circuit which is proper for driving the step down circuit.
-
公开(公告)号:HK8084A
公开(公告)日:1984-02-01
申请号:HK8084
申请日:1984-01-24
Applicant: HITACHI LTD
Inventor: MEGURO SATOSHI , YAMASHIRO OSAMU , NAGASAWA KOICHI , YOH KANJI , WAKIMOTO HARUMI , NISHIMURA KOTARO , NARITA KAZUTAKA
IPC: G05F3/24 , G11C5/14 , G11C11/411 , G11C11/417 , H01L27/088 , H01L29/49 , H03F3/45 , H03K3/0231 , H03K3/0233 , H03K3/3565 , H03K5/24 , H03K19/003 , H03K19/0185 , G01R19/165
-
公开(公告)号:IN151963B
公开(公告)日:1983-09-10
申请号:IN951CA1981
申请日:1981-08-26
Applicant: HITACHI LTD
Inventor: YOH KANKI , YAMASHIRO OSAMU , MEGURO SATOSHI , NAGASAWA KOICHI , NISHIMURA KOTARO , WAKIMOTO HARUMI , NARITA KAZUTAKA
IPC: H03J3/00
-
公开(公告)号:CA1145063A
公开(公告)日:1983-04-19
申请号:CA395811
申请日:1982-02-08
Applicant: HITACHI LTD
Inventor: YOH KANJI , YAMASHIRO OSAMU , MEGURO SATOSHI
Abstract: REFERENCE VOLTAGE GENERATOR DEVICE The method is for manufacturing a semiconductor device with at least a pair of insulated gate field-effect transistors having semiconductor gate electrodes of different conductivity types. A semiconductor layer of one conductivity type is selectively removed to provide patterns of first and second gate electrodes, and a mask is formed over the first gate electrode except for the second gate electrode. Thereafter, an impurity of the opposite conductivity type is introduced into the surface of a semiconductor substrate, over which the first and second gate electrodes are formed, to form source and drain semiconductor regions on opposite sides of each of the first and second gate electrodes and to convert the conductivity type of the unmasked second gate electrode to the opposite conductivity type. The method has the advantage of enabling manufacture of an improved semiconductor device without increasing the number of fabrication steps.
-
公开(公告)号:DE2616640A1
公开(公告)日:1976-11-04
申请号:DE2616640
申请日:1976-04-15
Applicant: HITACHI LTD
Inventor: YAMASHIRO OSAMU , KOBAYASHI ISAMU
IPC: G06F11/22 , G01R19/165 , G04C10/04 , G01R19/16
Abstract: Circuit for detecting a definitive critical deviation of a slowly varying signal from a reference level. It is intended to check the terminal voltage of a battery. The circuit incorporates a probe (2) which picks up the battery voltage. The probe will produce a binary signal when the battery voltage drops below a given level. The output of the converter is fed to a sequence circuit (4), whose output is fed to a locking circuit (5). The sequence circuit will have an output when a predetermined number of successive binary siganls of the same types are received. The locking circuit produces an output which is an indication of the deviation.
-
公开(公告)号:CH650367A5
公开(公告)日:1985-07-15
申请号:CH176780
申请日:1980-03-06
Applicant: HITACHI LTD
Inventor: YAMASHIRO OSAMU
-
公开(公告)号:IN151986B
公开(公告)日:1983-09-17
申请号:IN953CA1981
申请日:1981-08-26
Applicant: HITACHI LTD
Inventor: YOH KANJI , YAMASHIRO OSAMU , MEGURO SATOSHI , NAGASAWA KOICHI , NISHIMURA KOTARO , WAKIMOTO HARUMI , NARITA KAZUTAKA
-
公开(公告)号:DE3008280A1
公开(公告)日:1980-10-23
申请号:DE3008280
申请日:1980-03-04
Applicant: HITACHI LTD
Inventor: YAMASHIRO OSAMU
Abstract: A complementary amplifier circuit includes a p-channel MISFET and an n-channel MIS connected in series. The gate of the p-channel FET transistor is D.C. biased by a high impedance resistor connected between the gate and drain electrodes, and the gate of the n-channel FET is D.C. biased by a current mirror circuit formed by another n-channel FET. This complementary amplifier circuit has the advantages that the operational lower limit voltage thereof is equal to the threshold voltage of one of the MOSFETs and that stabilized operation of the amplifier is easily obtained.
-
-
-
-
-
-
-
-
-