中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

2 records (took 0.017 seconds)

    1.
    发明专利
    未知

    公开(公告)号：DE1437698A1

    公开(公告)日：1968-10-24

    申请号：DEJ0027781

    申请日：1965-03-26

    Applicant: IBM

    Inventor： ALLAN MAGDALL ALBERT ,  ROMAN RAUSCH FRANCIS ,  ROBINSON MARSH ELLIOTT

    IPC: G06F3/00 ,  G06F3/06 ,  G06F3/12 ,  G06F7/38 ,  G06F7/50 ,  G06F7/502 ,  G06F7/575 ,  G06F9/22 ,  G06F9/26 ,  G06F9/30 ,  G06F9/32 ,  G06F9/46 ,  G06F11/16 ,  G06F12/14 ,  G06F13/00 ,  G06F13/12 ,  G06F13/22 ,  G06F13/26 ,  G06F13/38 ,  G06F17/21 ,  G06F9/18

    Abstract: 1,108,804. Electric digital calculators. INTERNATIONAL BUSINESS MACHINES CORPORATION. 29 March, 1965 [6 April, 1964], No. 13160/65. Heading G4A. In a data processing system, input/output units are controlled in response to respective stored unit control words. A micro-programme-controlled central processing unit (CPU) can communicate with a selected input/output (I/O) unit over a common set of lines comprising two sets of nine lines (for an 8-bit byte and a parity bit) called " bus out " and " bus in," and in and out lines for indicating the presence on the corresponding bus of data (in or out), commands (out), addresses (in or out) or status information (in). Lines are provided to carry timing signals from the CPU to the I/O units. A " select out " line carries a signal from the CPU to the I/O units in turn in priority order. If an I/O unit does not require service it passes the signal to the next I/O unit, otherwise it blocks the signal and sends its address to the CPU to interrupt the current programme, the address indicating the identity of the I/O unit and the operation required. The far end of the " select out " line is connected to a " select in " line returning to the CPU. An " operational in " line is provided to indicate to the CPU that an I/O unit has been selected, and an " operational out " line is provided for interlocking purposes. A " suppress interrupt " (out) line is provided to enable the CPU to prevent the I/O units from interrupting it. The CPU may select a particular I/O unit by sending its address. I/O devices may be time-division multiplexed on to the set of lines to the CPU. The CPU memory stores I/O control words as follows: (a) channel command words CCW, (b) unit control words UCW, (c) channel status words CSW. A CCW has operation, count, flag and data address fields. The data address field gives the first byte address in CPU memory to be used for I/O operations, and the count field gives the number of consecutive byte locations after it which are available. The flag field comprises indications whether or not (a) addresses are to be chained (i.e. the storage area defined by the next CCW is to be used for the current operation), (b) commands are to be chained (i.e. the operation specified by the next CCW is to be performed with the present I/O unit), (e) data from the I/O unit is to be stored in the CPU memory, (d) the programme is to be interrupted. During an I/O operation, fields from the appropriate CCW are transferred to a UCW read from memory. A UCW has similar fields to a CCW, plus a status (of I/O unit) field and a field specifying the address of the next CCW. I/O control words are updated as necessary. An I/O device is disconnected, once selected, by a signal on the " address out " line without one on the " select out " line.

Patent Agency Ranking