-
公开(公告)号:US3879621A
公开(公告)日:1975-04-22
申请号:US35214373
申请日:1973-04-18
Applicant: IBM
Inventor: CAVALIERE JOSEPH RICHARD , SCARPERO JR WILLIAM JOHN
IPC: G11C11/41 , G11C11/409 , G11C11/419 , H03F3/18 , H03K5/02 , H03K19/017 , H03K3/281
CPC classification number: G11C11/419 , H03K5/023
Abstract: An FET sense amplifier for converting a double rail differential memory output signal to a full logic output signal, the amplifier comprising first and second pairs of FETs coupled together at a pair of common nodes. In one embodiment, first and second field effect transistors of the same conductive type are connected to respective ones of the nodes. A third field effect transistor of a second conductive type is connected to one of the pairs of FETs, the first, second and third field effect transistors are interconnected so that when the first and second transistors conduct the third transistor is cut off, and when the first and second transistors are cut off, the third transistor conducts.
Abstract translation: 一种用于将双轨差分存储器输出信号转换为全逻辑输出信号的FET读出放大器,该放大器包括在一对公共节点处耦合在一起的第一和第二对FET。 在一个实施例中,相同导电类型的第一和第二场效应晶体管连接到相应的节点。 第二导电类型的第三场效应晶体管连接到FET对中的一个,第一,第二和第三场效应晶体管互连,使得当第一和第二晶体管导通第三晶体管被切断时,并且当 第一和第二晶体管被切断,第三晶体管导通。