中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

9 records (took 0.016 seconds)

    5.
    发明专利
    未知

    公开(公告)号：FR2406853A1

    公开(公告)日：1979-05-18

    申请号：FR7828925

    申请日：1978-10-02

    Applicant: IBM

    Inventor： WALLIS DONALD E

    IPC: G06F13/12 ,  G06F9/50 ,  G06F15/80 ,  G06F9/18

    Abstract: Distributed control architecture for a multiprocessor system includes a control processor operating on system programming instructions for executing system supervisory and task management functions, and a control bus over which it outputs execute instruction words containing a pointer address. Program storage stores threaded link lists of intermediate level instruction words, each list head being pointed to by the pointer address of respective execute instruction words. A first subunit processor for executing a first type function has a control input connected to a first distributed control interface processor and includes first post and wait logic for posting a signal indicating completion of a first type function. The first distributed control interface processor has a control input connected to the control bus for receiving the execute instruction word and a data input connected to program storage for accessing intermediate instruction words from a link list pointed to by the pointer address in the execute instruction word, and includes stored control programs to execute first type functions, each accessed by a respective intermediate instruction word. Each control program includes control words sequentially output to the first subunit processor. A second subunit processor controlled by a second distributed control interface processor executes a second type function in a manner similar to the first subunit processor, and includes second post and wait logic for posting a signal to the first subunit processor's post and wait logic indicating completion of a second type function, and a corresponding operation is performed by the first subunit processor's post and wait logic to coordinate execution of mutually dependent first and second type subunit functions. Thus, the control processor can initiate tasks to be performed by the first and second subunit processors and then be free to execute system supervisory and task management functions while the first and second type subunit functions are performed under control of the first and second distributed control interface processors.

    6.
    发明专利
    未知

    公开(公告)号：FR2406853B1

    公开(公告)日：1986-05-30

    申请号：FR7828925

    申请日：1978-10-02

    Applicant: IBM

    Inventor： WALLIS DONALD E

    IPC: G06F13/12 ,  G06F9/50 ,  G06F15/80 ,  G06F9/00

    Abstract: Distributed control architecture for a multiprocessor system includes a control processor operating on system programming instructions for executing system supervisory and task management functions, and a control bus over which it outputs execute instruction words containing a pointer address. Program storage stores threaded link lists of intermediate level instruction words, each list head being pointed to by the pointer address of respective execute instruction words. A first subunit processor for executing a first type function has a control input connected to a first distributed control interface processor and includes first post and wait logic for posting a signal indicating completion of a first type function. The first distributed control interface processor has a control input connected to the control bus for receiving the execute instruction word and a data input connected to program storage for accessing intermediate instruction words from a link list pointed to by the pointer address in the execute instruction word, and includes stored control programs to execute first type functions, each accessed by a respective intermediate instruction word. Each control program includes control words sequentially output to the first subunit processor. A second subunit processor controlled by a second distributed control interface processor executes a second type function in a manner similar to the first subunit processor, and includes second post and wait logic for posting a signal to the first subunit processor's post and wait logic indicating completion of a second type function, and a corresponding operation is performed by the first subunit processor's post and wait logic to coordinate execution of mutually dependent first and second type subunit functions. Thus, the control processor can initiate tasks to be performed by the first and second subunit processors and then be free to execute system supervisory and task management functions while the first and second type subunit functions are performed under control of the first and second distributed control interface processors.

    7.
    发明专利
    未知

    公开(公告)号：DE2839726A1

    公开(公告)日：1979-04-26

    申请号：DE2839726

    申请日：1978-09-13

    Applicant: IBM

    Inventor： WALLIS DONALD E

    IPC: G06F13/12 ,  G06F9/50 ,  G06F15/80 ,  G06F9/00 ,  G06F13/00 ,  G06F15/34

    Abstract: Distributed control architecture for a multiprocessor system includes a control processor operating on system programming instructions for executing system supervisory and task management functions, and a control bus over which it outputs execute instruction words containing a pointer address. Program storage stores threaded link lists of intermediate level instruction words, each list head being pointed to by the pointer address of respective execute instruction words. A first subunit processor for executing a first type function has a control input connected to a first distributed control interface processor and includes first post and wait logic for posting a signal indicating completion of a first type function. The first distributed control interface processor has a control input connected to the control bus for receiving the execute instruction word and a data input connected to program storage for accessing intermediate instruction words from a link list pointed to by the pointer address in the execute instruction word, and includes stored control programs to execute first type functions, each accessed by a respective intermediate instruction word. Each control program includes control words sequentially output to the first subunit processor. A second subunit processor controlled by a second distributed control interface processor executes a second type function in a manner similar to the first subunit processor, and includes second post and wait logic for posting a signal to the first subunit processor's post and wait logic indicating completion of a second type function, and a corresponding operation is performed by the first subunit processor's post and wait logic to coordinate execution of mutually dependent first and second type subunit functions. Thus, the control processor can initiate tasks to be performed by the first and second subunit processors and then be free to execute system supervisory and task management functions while the first and second type subunit functions are performed under control of the first and second distributed control interface processors.

Patent Agency Ranking