中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

4 records (took 0.021 seconds)

    MULTI-PROCESSOR COMPUTING SYSTEM THAT EMPLOYS COMPRESSED CACHE LINES' WORTH OF INFORMATION AND PROCESSOR CAPABLE OF USE IN SAID SYSTEM
    1.
    发明申请
    MULTI-PROCESSOR COMPUTING SYSTEM THAT EMPLOYS COMPRESSED CACHE LINES' WORTH OF INFORMATION AND PROCESSOR CAPABLE OF USE IN SAID SYSTEM 审中-公开
    多处理器计算系统，使用压缩的缓存线路可以在系统中使用的信息和处理器

    公开(公告)号：WO2005071550A2

    公开(公告)日：2005-08-04

    申请号：PCT/US2005000797

    申请日：2005-01-10

    Applicant: INTEL CORP ,  NEWBURN CHRIS ,  HUGGAHALLI RAM ,  HUM HERBERT ,  ADL-TABATABAI ALI-REZA ,  GHULOUM ANWAR

    Inventor： NEWBURN CHRIS ,  HUGGAHALLI RAM ,  HUM HERBERT ,  ADL-TABATABAI ALI-REZA ,  GHULOUM ANWAR

    IPC: G06F12/08 ,  G06F12/00

    CPC classification number: G06F12/0886 ,  G06F12/0802 ,  G06F12/0864 ,  G06F2212/401

    Abstract: Cache coherency rules for a multi-processor computing system that is capable of working with compressed cache lines' worth of information are described. A multi-processor computing system that is capable of working with compressed cache lines' worth of information is also described. The multi-processor computing system includes a plurality of hubs for communicating with various computing system components and for compressing/decompressing cache lines' worth of information. A processor that is capable of labeling cache lines' worth of information in accordance with the cache coherency rules is described. A processor that includes a hub as described above is also described.

    Abstract translation: 描述了能够处理压缩高速缓存行的信息量的多处理器计算系统的缓存一致性规则。 还描述了能够处理压缩高速缓存行的信息的多处理器计算系统。 多处理器计算系统包括用于与各种计算系统组件进行通信并用于压缩/解压缩高速缓存行的信息价值的多个集线器。 描述了能够根据高速缓存一致性规则来标记高速缓存线值的信息的处理器。 还描述了包括如上所述的集线器的处理器。

    MESSAGE COMMUNICATION TECHNIQUES
    2.
    发明申请
    MESSAGE COMMUNICATION TECHNIQUES 审中-公开
    消息通信技术

    公开(公告)号：WO2010078010A2

    公开(公告)日：2010-07-08

    申请号：PCT/US2009068396

    申请日：2009-12-17

    Applicant: INTEL CORP ,  KING STEVEN ,  HUGGAHALLI RAM ,  ZHU XIA ,  MEMON MAZHAR ,  BERRY FRANK ,  BHARDWAI NITIN ,  KUMAR AMIT ,  WILLKE THEODORE II

    Inventor： KING STEVEN ,  HUGGAHALLI RAM ,  ZHU XIA ,  MEMON MAZHAR ,  BERRY FRANK ,  BHARDWAI NITIN ,  KUMAR AMIT ,  WILLKE THEODORE II

    IPC: H04L29/06 ,  H04L12/58

    CPC classification number: G06F9/455 ,  G06F9/546 ,  H04L29/06 ,  H04L51/00

    Abstract: A network protocol unit interface is described that uses a message engine to transfer contents of received network protocol units in message segments to a destination message engine. The network protocol unit interface uses a message engine to receive messages whose content is to be transmitted in network protocol units. A message engine transmits message segments to a destination message engine without the message engine transmitter and receiver sharing memory space. In addition, the transmitter message engine can transmit message segments to a receiver message engine by use of a virtual address associated with the receiver message and a queue identifier, as opposed to a memory address.

    Abstract translation: 描述了使用消息引擎将消息段中的接收的网络协议单元的内容传送到目的地消息引擎的网络协议单元接口。 网络协议单元接口使用消息引擎来接收其内容将以网络协议单元传输的消息。 消息引擎将消息段发送到目的地消息引擎，而消息引擎发送器和接收器共享存储器空间。 此外，与存储器地址相反，发射机消息引擎可以通过使用与接收器消息相关联的虚拟地址和队列标识符将消息段发送到接收器消息引擎。

Patent Agency Ranking