中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

109 records (took 0.023 seconds)

    PROTOCOL ENGINE FOR PROCESSING DATA IN A WIRELESS TRANSMIT/RECEIVE UNIT
    1.
    发明申请
    PROTOCOL ENGINE FOR PROCESSING DATA IN A WIRELESS TRANSMIT/RECEIVE UNIT 审中-公开
    用于处理无线发送/接收单元中的数据的协议引擎

    公开(公告)号：WO2007005381A2

    公开(公告)日：2007-01-11

    申请号：PCT/US2006024843

    申请日：2006-06-27

    Applicant: INTERDIGITAL TECH CORP ,  HEPLER EDWARD L ,  GAZDA ROBERT G ,  REZNIK ALEXANDER

    Inventor： HEPLER EDWARD L ,  GAZDA ROBERT G ,  REZNIK ALEXANDER

    IPC: H04J11/00 ,  H04W88/02

    CPC classification number: G06F13/1663 ,  H04L49/90 ,  H04L49/901 ,  H04L49/9057 ,  H04L49/9094 ,  H04L67/04 ,  H04L69/12 ,  H04L69/22 ,  H04L69/324 ,  H04W88/02

    Abstract: A protocol engine (PE) for processing data within a protocol stack in a wireless transmit/receive unit (WTRU) is disclosed. The protocol stack executes decision and control operations. The data processing and re-formatting which was performed in a conventional protocol stack is removed from the protocol stack and performed by the PE. The protocol stack issues a control word for processing data and the PE processes the data based on the control word. Preferably, the WTRU includes a shared memory and a second memory. The shared memory is used as a data block place holder to transfer the data amongst processing entities. For transmit processing, the PE retrieves source data from the second memory and processed the data while moving the data to the shared memory based on the control word. For receive processing, the PE retrieves received data from the shared memory and processes it while moving the data to the second memory.

    Abstract translation: 公开了用于处理无线发射/接收单元（WTRU）中的协议栈内的数据的协议引擎（PE）。 协议栈执行决策和控制操作。 在传统协议栈中执行的数据处理和重新格式化从协议栈中移除并由PE执行。 协议栈为处理数据发出控制字，PE根据控制字处理数据。 优选地，WTRU包括共享存储器和第二存储器。 共享内存用作数据块占位符来在处理实体之间传输数据。 为了进行发送处理，PE基于控制字从第二存储器检索源数据并处理数据，同时将数据移动到共享存储器。 对于接收处理，PE从共享存储器中检索接收到的数据，并在将数据移动到第二个存储器时对其进行处理。

    PROCESSING WIRELESS COMMUNICATION DATA IN PRESENCE OF FORMAT UNCERTAINTY
    2.
    发明申请
    PROCESSING WIRELESS COMMUNICATION DATA IN PRESENCE OF FORMAT UNCERTAINTY 审中-公开
    处理格式不确定性的无线通信数据

    公开(公告)号：WO2004077722A3

    公开(公告)日：2006-06-08

    申请号：PCT/US2004004658

    申请日：2004-02-18

    Applicant: INTERDIGITAL TECH CORP ,  REZNIK ALEXANDER ,  HEPLER EDWARD L

    Inventor： REZNIK ALEXANDER ,  HEPLER EDWARD L

    IPC: H04B1/707 ,  H04L1/00 ,  H04L1/18

    CPC classification number: H04L1/1829 ,  H04B1/707 ,  H04L1/0006 ,  H04L1/0025 ,  H04L1/0032 ,  H04L1/0071

    Abstract: Components and method are provided to efficiently process wireless communications data where prior knowledge of the specific format of the communication data is unavailable. A wireless transmit receive unit (WTRU) is configured for use in a wireless communication system where communication data for selected channels is transmitted in system time frames. The WTRU has a receiver, a received chip rate processor (RCRP) to despread each wireless signal of spread data received in each time frame using a minimum spreading code or other appropriate key sequence, a memory storing despread data for each time frame, a format detector to determine the number of physical channels and respective spreading factor for each physical channel for the wireless signal of spread data received in each time frame, and a de-interleaver for de-interleaving stored data despread by the RCPR for each time frame into the number of physical channels determined by the format detector.

    Abstract translation: 提供组件和方法以有效地处理无线通信数据，其中通信数据的特定格式的先前知识不可用。 无线发射接收单元（WTRU）被配置为在无线通信系统中使用，其中所选择的信道的通信数据以系统时间帧传输。 WTRU具有接收机，接收到的码片速率处理器（RCRP），以使用最小扩展码或其他适当的密钥序列来解扩每个时间帧中接收的扩展数据的每个无线信号，存储每个时间帧的解扩数据的存储器，格式 检测器，以确定用于每个时间帧中接收的扩展数据的无线信号的每个物理信道的物理信道数量和相应的扩展因子，以及解交织器，用于将由每个时间帧被RCPR解扩的存储数据解交织成 由格式检测器确定的物理通道数。

    DATA-MOVER CONTROLLER WITH PLURAL REGISTERS FOR SUPPORTING CIPHERING OPERATIONS
    4.
    发明申请
    DATA-MOVER CONTROLLER WITH PLURAL REGISTERS FOR SUPPORTING CIPHERING OPERATIONS 审中-公开
    数据移动控制器，具有多个用于支持操作的寄存器

    公开(公告)号：WO2005117329A3

    公开(公告)日：2007-01-11

    申请号：PCT/US2005016026

    申请日：2005-05-06

    Applicant: INTERDIGITAL TECH CORP ,  HEPLER EDWARD L ,  GAZDA ROBERT G

    Inventor： HEPLER EDWARD L ,  GAZDA ROBERT G

    IPC: H04L9/18 ,  G06F12/00 ,  G06F13/00 ,  G06F21/00 ,  H04L9/00 ,  H04L9/28 ,  H04L29/06

    CPC classification number: H04L63/0428 ,  G06F21/72 ,  G06F21/85 ,  H04W12/02

    Abstract: A data processing system ciphers and transfers data between a first memory unit and a second memory unit, such as, for example, between a share memory architecture (SMA) static random access memory (SRAM) and a double data rate (DDR) synchronous dynamic random access memory (SDRAM). The system includes a ciphering engine and a data-mover controller. The data-mover controller includes at least one register having a field that specifies whether or not the transferred data should be ciphered. If the field specifies that the transferred data should be ciphered, the field also specifies the type of ciphering that is to be performed, such as a third generation partnership project (3GPP) standardized confidentially cipher algorithm "f8" or integrity cipher algorithm "f9".

    Abstract translation: 数据处理系统在第一存储器单元和第二存储器单元之间加密和传输数据，例如在共享存储器架构（SMA）静态随机存取存储器（SRAM）和双倍数据速率（DDR）同步动态 随机存取存储器（SDRAM）。 该系统包括加密引擎和数据移动器控制器。 数据移动器控制器包括至少一个具有字段的寄存器，该字段指定所传输的数据是否应被加密。 如果该字段指定传输的数据应该被加密，则该字段还指定要执行的加密类型，例如第三代合作伙伴计划（3GPP）标准化的机密密码算法“f8”或完整性密码算法“f9” 。

    METHODS AND APPARATUSES FOR COMBINED MEDIUM ACCESS CONTROL (MAC) AND RADIO LINK CONTROL (RLC) PROCESSING
    5.
    发明申请
    METHODS AND APPARATUSES FOR COMBINED MEDIUM ACCESS CONTROL (MAC) AND RADIO LINK CONTROL (RLC) PROCESSING 审中-公开
    用于组合中访问控制（MAC）和无线链路控制（RLC）处理的方法和装置

    公开(公告)号：WO2009062066A3

    公开(公告)日：2009-10-15

    申请号：PCT/US2008082844

    申请日：2008-11-07

    Applicant: INTERDIGITAL TECH CORP ,  PRAGADA RAVIKUMAR V ,  HEPLER EDWARD L ,  GAUVREAU JEAN-LOUIS ,  MARINIER PAUL ,  DAVIS JEFFREY T ,  WANG SHIEHLIE T

    Inventor： PRAGADA RAVIKUMAR V ,  HEPLER EDWARD L ,  GAUVREAU JEAN-LOUIS ,  MARINIER PAUL ,  DAVIS JEFFREY T ,  WANG SHIEHLIE T

    IPC: H04W28/06

    CPC classification number: H04W28/06 ,  H04L49/90 ,  H04L49/901 ,  H04L69/12 ,  H04W80/02 ,  H04W88/02

    Abstract: A method and apparatus for combined medium access control (MAC) and radio link control (RLC) processing are disclosed. For uplink processing, a combined MAC/RLC (CMR) entity generates an SDU descriptor and allocates protocol data unit (PDU) descriptor resources. A protocol engine (PE) populates a PDU descriptor for each PDU carrying at least a portion of the SDU and generates a MAC PDU in a physical layer shared memory based on the SDU descriptor and the PDU descriptor. The MAC PDU is generated while moving RLC SDU data from the bulk memory to the physical layer shared memory. For downlink processing, received MAC PDUs are stored in the physical layer shared memory. The PE reads MAC and RLC headers in the MAC PDU and populates an SDU segment descriptor (SD) and corresponding PDU descriptors for each SDU segment. The CMR entity merges SDU SDs that comprise a same RLC SDU.

    Abstract translation: 公开了一种用于组合介质访问控制（MAC）和无线电链路控制（RLC）处理的方法和装置。 对于上行链路处理，组合MAC / RLC（CMR）实体生成SDU描述符并分配协议数据单元（PDU）描述符资源。 协议引擎（PE）为携带至少一部分SDU的每个PDU填充PDU描述符，并且基于SDU描述符和PDU描述符在物理层共享存储器中生成MAC PDU。 在将RLC SDU数据从大容量存储器移动到物理层共享存储器的同时产生MAC PDU。 对于下行链路处理，接收到的MAC PDU被存储在物理层共享存储器中。 PE读取MAC PDU中的MAC和RLC头，并为每个SDU段填充SDU段描述符（SD）和相应的PDU描述符。 CMR实体合并构成相同RLC SDU的SDU SD。

    PROTOCOL ENGINE FOR PROCESSING DATA IN A WIRELESS TRANSMIT/RECEIVE UNIT
    6.
    发明申请
    PROTOCOL ENGINE FOR PROCESSING DATA IN A WIRELESS TRANSMIT/RECEIVE UNIT 审中-公开
    无线传输/接收单元处理数据的协议引擎

    公开(公告)号：WO2007005381A8

    公开(公告)日：2007-05-18

    申请号：PCT/US2006024843

    申请日：2006-06-27

    Applicant: INTERDIGITAL TECH CORP ,  HEPLER EDWARD L ,  GAZDA ROBERT G ,  REZNIK ALEXANDER

    Inventor： HEPLER EDWARD L ,  GAZDA ROBERT G ,  REZNIK ALEXANDER

    IPC: H04J11/00 ,  H04W88/02

    CPC classification number: G06F13/1663 ,  H04L49/90 ,  H04L49/901 ,  H04L49/9057 ,  H04L49/9094 ,  H04L67/04 ,  H04L69/12 ,  H04L69/22 ,  H04L69/324 ,  H04W88/02

    Abstract: A protocol engine (PE) for processing data within a protocol stack in a wireless transmit/receive unit (WTRU) is disclosed. The protocol stack executes decision and control operations. The data processing and re-formatting which was performed in a conventional protocol stack is removed from the protocol stack and performed by the PE. The protocol stack issues a control word for processing data and the PE processes the data based on the control word. Preferably, the WTRU includes a shared memory and a second memory. The shared memory is used as a data block place holder to transfer the data amongst processing entities. For transmit processing, the PE retrieves source data from the second memory and processed the data while moving the data to the shared memory based on the control word. For receive processing, the PE retrieves received data from the shared memory and processes it while moving the data to the second memory.

    Abstract translation: 公开了一种用于处理无线发射/接收单元（WTRU）中的协议栈内的数据的协议引擎（PE）。 协议栈执行决策和控制操作。 在传统协议栈中执行的数据处理和重新格式化从协议栈中删除，并由PE执行。 协议栈发出处理数据的控制字，PE根据控制字处理数据。 优选地，WTRU包括共享存储器和第二存储器。 共享存储器用作数据块占位符以在处理实体之间传送数据。 对于发送处理，PE从第二个存储器检索源数据，并根据该控制字将数据移动到共享存储器处理数据。 对于接收处理，PE从共享存储器中检索接收到的数据，并在将数据移动到第二个存储器的同时进行处理。

    SYMBOL RATE HARDWARE ACCELERATOR
    8.
    发明申请
    SYMBOL RATE HARDWARE ACCELERATOR 审中-公开
    符号速率硬件加速器

    公开(公告)号：WO2008008512A3

    公开(公告)日：2008-04-10

    申请号：PCT/US2007016031

    申请日：2007-07-12

    Applicant: INTERDIGITAL TECH CORP ,  HEPLER EDWARD L

    Inventor： HEPLER EDWARD L

    IPC: H04L1/00 ,  G06F11/00

    CPC classification number: H04L1/0043 ,  H04L1/0065 ,  H04L1/0071

    Abstract: A hardware accelerator includes a first buffer, a second buffer, address generator(s), a translation read-only memory (ROM), a cyclic redundancy check (CRC) generator, a convolutional encoder and a controller. The first and second buffers store information bits. The address generator(s) generate(s) an address for accessing the first buffer, the second buffer and a shared memory architecture (SMA). The translation ROM is used in generating a translated address for accessing the first buffer and the second buffer. The controller sets parameters for the CRC generator, the convolutional encoder and the address generator, and performs a predefined sequence of control commands for channel processing, such as reordering, block coding, parity tailing, puncturing, convolutional encoding, and interleaving, on the information bits by manipulating the information bits while moving the information bits among the first buffer, the second buffer, the SMA, the CRC generator, and the convolutional encoder.

    Abstract translation: 硬件加速器包括第一缓冲器，第二缓冲器，地址生成器，转换只读存储器（ROM），循环冗余校验（CRC）发生器，卷积编码器和控制器。 第一和第二缓冲器存储信息位。 地址生成器生成用于访问第一缓冲器，第二缓冲器和共享存储器体系结构（SMA）的地址。 翻译ROM用于生成用于访问第一缓冲器和第二缓冲器的翻译地址。 控制器设置CRC发生器，卷积编码器和地址生成器的参数，并且对信息执行诸如重新排序，块编码，奇偶校验拖尾，删截，卷积编码和交织等信道处理的预定义的控制命令序列 在第一缓冲器，第二缓冲器，SMA，CRC发生器和卷积编码器中移动信息位的同时操纵信息位。

Patent Agency Ranking