公开(公告)号：US10754782B1

公开(公告)日：2020-08-25

申请号：US16370893

申请日：2019-03-30

Applicant: Intel Corporation

Inventor： Binh Pham ,  Chen Dan

IPC: G06F12/00 ,  G06F12/0875 ,  G06F12/0831 ,  G06F9/54 ,  G06F9/30 ,  G06F16/901 ,  G06F12/12

Abstract: Systems, methods, and apparatuses relating to circuitry to accelerate store processing are described. In one embodiment, a processor includes a (e.g., L1) cache, a fill buffer, a store buffer, and a cache controller to allocate a first entry of a plurality of entries in the fill buffer to store a first storage request when the first storage request misses in the cache, send a first request for ownership to another cache corresponding to the first storage request, detect a hit in the cache for a second storage request, update a globally observable buffer to indicate the first entry in the fill buffer for the first storage request is earlier in program order than the second storage request in the store buffer, allocate, before the second storage request is removed from the store buffer, a second entry of the plurality of entries in the fill buffer to store the third storage request when the third storage request misses in the cache, send a second request for ownership to another cache corresponding to the third storage request, and update the globally observable buffer to indicate the second entry in the fill buffer for the third storage request is later in program order than the second storage request in the store buffer.