-
公开(公告)号：US10929134B2
公开(公告)日：2021-02-23
申请号：US16457238
申请日：2019-06-28
Applicant: Intel Corporation
Inventor： Radhakrishna Sripada , Peter Yiannacouras , Josh Triplett , Nagabhushan Chitlur , Kalyan Kondapally
Abstract: A processor to facilitate acceleration of instruction execution is disclosed. The processor includes a plurality of execution units (EUs), each including an instruction decode unit to decode an instruction into one or more operands and opcode defining an operation to be performed at an accelerator, a register file having a plurality of registers to store the one or more operands and an accelerator having programmable hardware to retrieve the one or more operands from the register file and perform the operation on the one or more operands.
Search Results
1
records
(took 0.088 seconds)
筛选
AND
AND
过滤
NOT
NOT
Scan to Join
