公开(公告)号：KR101147141B1

公开(公告)日：2012-05-25

申请号：KR20100129742

申请日：2010-12-17

Applicant: KOREA AEROSPACE RES INST

Inventor： KO DAI HO ,  SIM EUN SUP

IPC: G01R31/28

Abstract: PURPOSE: A board assembly for testing a field programmable gate array device using a field programmable gate array mezzanine card is provided to be utilized regardless of a kind of a field programmable gate array and increase data transmission speed while using a universal control board. CONSTITUTION: A board assembly for testing a field programmable gate array(FPGA) device comprises a test board(110) and a control board(120). The test board includes the FPGA device to be tested on the test board. The control board is connected to the test board in an FPGA mezzanine card mode. The control board controls the test board and receives data from the FPGA device for testing the FPGA device. The test board comprises a substrate(111), an high pin count terminal(113), and a low pin count terminal(114). The FPGA device is mounted on the substrate. The high pin count terminal is installed on the substrate and transmits data generated from the calculation of the FPGA device to the control board. The low pin count terminal transmits data generated from the calculation of the FPGA device and files which comprise the FPGA device to the control board.

Abstract translation: 目的：提供使用现场可编程门阵列夹层卡测试现场可编程门阵列器件的电路板组件，无论现场可编程门阵列如何，并在使用通用控制板时提高数据传输速度。 构成：用于测试现场可编程门阵列（FPGA）装置的电路板组件包括测试板（110）和控制板（120）。 测试板包括要在测试板上测试的FPGA器件。 控制板以FPGA夹层卡模式连接到测试板。 控制板控制测试板，并从FPGA设备接收数据以测试FPGA器件。 测试板包括衬底（111），高引脚数端子（113）和低引脚数端子（114）。 FPGA器件安装在基板上。 高引脚数端子安装在基板上，并将从FPGA器件计算产生的数据传输到控制板。 低引脚数端子将从FPGA器件的计算产生的数据和构成FPGA器件的文件发送到控制板。