Abstract:
The circuit has a writable memory (1) for storing data to be protected against unauthorized access, and a readable memory for storing individualized data. A control mechanism generates defined control signals depending on a set of reset signals to be implemented by the control mechanism when the circuit is operating. A scrambling pattern generator generates scrambling pattern signals from the individualized data and control signals whilst implementing the reset signal sequence and outputting the scrambling pattern signals and scrambling logic (9).
Abstract:
In order to further develop a circuit arrangement ( 100 ) for electronic data communication, comprising-at least a non-volatile memory module ( 10 ) for storing data, and-at least an interface logic ( 20 ) associated with the memory module ( 10 )-for addressing the memory module ( 10 ) and-for writing data to the memory module ( 10 ) or-for reading data from the memory module ( 10 ), together with a related method for registering light attacks on the non-volatile memory module ( 10 ), in such a way that, firstly, the light attack is recognized immediately and reliably regardless of whether an access, in particular a read access, to the memory module ( 10 ) is taking place or not and, secondly, the entire address space of the memory module ( 10 ) is covered as uniformly as possible in this regard, it is proposed that at least a monitoring arrangement ( 22 ) provided for monitoring the memory module ( 10 ) is associated with the interface logic ( 20 ), by means of which monitoring arrangement ( 22 ) an irradiation of the memory module ( 10 ) with at least a light source [so-called "light attack"] can be detected and/or registered and/or signaled in a test mode (T) in which no write or read access to the memory module ( 10 ) takes place.
Abstract:
The electronic memory component includes at least one memory cell area, in which physical states (P) representing regular data are presented by a function of representation (A) that is presented by a error correction code, e.g. a Hamming code. At least a further physical state is provided presenting an exception state (L,S) in the error correction code. An Independent claim is also provided for a method for operating the electronic memory component.
Abstract:
In order to further develop a circuit arrangement (100) for electronic data communication, comprising -at least a non-volatile memory module (10) for storing data, and -at least an interface logic (20) associated with the memory module (10) -for addressing the memory module (10) and-- for writing data to the memory module (10) or -for reading data from the memory module (10),together with a related method for registering light attacks on the non-volatile memory module (10), in such a way that, firstly, the light attack is recognized immediately and reliably regardless of whether an access, in particular a read access, to the memory module (10) is taking place or not and, secondly, the entire address space of the memory module (10) is covered as uniformly as possible in this regard, it is proposed that at least a monitoring arrangement (22) provided for monitoring the memory module (10) is associated with the interface logic (20), by means of which monitoring arrangement (22) an irradiation of the memory module (10) with at least a light source [so-called "light attack"] can be detected and/or registered and/or signaled in a test mode (T) in which no write or read access to the memory module (10) takes place.
Abstract:
The method is used for key information transmitted from a central point to a remote point for recording on a data carrier, to allow replacement of a lost access key. Object information is transmitted from the remote point to the central point for read-out of the stored key information, which is encoded before transmission using a code which is stored at the central point and at the key and which must be used for decoding the received key information before it can be recorded on the data carrier.
Abstract:
Electrical or electronic circuit arrangement having a physical layout (100) with conductor paths (10) and associated cells (30,40) such as flip-flop cells, buffer cells, inverter cells, logic-gate cells or similar. Cells (30,40) assigned for tuning at least one clock-tree of the layout (100) have a mainly unified, topological extension or size. At least one part of the cells (40) is designed as library cells. Independent claims are given for the following: (A) An a method for generating at least one clock-tree. (B) Use of at least one cell for tuning a clock-tree.
Abstract:
A method for writing of non-volatile (NV) memories in a controller architecture, in which defined data value(s) or defined data word(s) is written to defined target address(es) within the NV memories, in which the data value(s) or the data word(s) is/are written to the given position of the cache of the page registers and the page address-pointer register of the NV memories are updated. Independent claims are given for the following: (A) An arrangement with a processor. (B) A computer program product. (C) A computer readable storage medium.