Abstract:
A field programmable logic device comprising at least two independently configurable embedded memory structures wherein said memory structures differ in at least one of the following parameter
memory size available configuration depths available configuration widths for efficient memory utilization.