中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

6 records (took 0.032 seconds)

    TRANSMISSION CHANNEL, IN PARTICULAR FOR ULTRASOUND APPLICATIONS
    1.
    发明申请
    TRANSMISSION CHANNEL, IN PARTICULAR FOR ULTRASOUND APPLICATIONS 审中-公开
    传输通道，特别是超声波应用

    公开(公告)号：WO2011088853A1

    公开(公告)日：2011-07-28

    申请号：PCT/EP2010/005927

    申请日：2010-09-29

    Applicant: STMICROELECTRONICS S.R.L. ,  ROSSI, Sandro ,  RICOTTI, Giulio ,  GHISU Davide Ugo ,  RICCIARDO, Antonio

    Inventor： ROSSI, Sandro ,  RICOTTI, Giulio ,  GHISU Davide Ugo ,  RICCIARDO, Antonio

    IPC: H03K17/06 ,  H03K17/687 ,  H03K17/74 ,  B06B1/02 ,  H03K17/0416 ,  H03K17/16

    CPC classification number: H03K17/06 ,  H03K17/04163 ,  H03K17/161 ,  H03K17/6872 ,  H03K17/74

    Abstract: A transmission channel (1) is described comprising at least one high voltage buffer block (4) comprising buffer transistors (MB1, MB2, MB3, MB4) and respective buffer diodes (DB1, DB2, DB3, DB4), being inserted between respective voltage references (HVP0, HVP1, HVM0, HVM1), a clamping circuit (10) being connected to a first output terminal (HVout) of the transmission channel (1), an antinoise block (6) being connected between the first output terminal (HVout) and a connection terminal (Xdcr) of the transmission channel (1); as well as a switching circuit (30) being inserted between the connection terminal (Xdcr) and a second output terminal (LVout) of the transmission channel (1). Advantageously according to the invention, the clamping circuit (10) comprises a clamping core (11), a reset circuit (20) comprising diodes (DME1, DME2, DME3, DME4 ) inserted between circuit nodes (XME1, XME2, XME3, XME4, XC1, XC2) of the high voltage buffer block (4) and of the clamping circuit (10), the circuit nodes (XME1, XME2, XME3, XME4, XC1, XC2 ) being in correspondance with conduction terminals of said transistors (MB1,MB2,MB3,MB4,MC1,MC2) comprised into the high voltage buffer block(4) and into the clamping circuit (10), and a switching circuit (30).

    Abstract translation: 描述了传输通道（1），其包括至少一个包括缓冲晶体管（MB1，MB2，MB3，MB4）和相应的缓冲二极管（DB1，DB2，DB3，DB4）的高压缓冲块（4） 参考（HVP0，HVP1，HVM0，HVM1），与传输通道（1）的第一输出端子（HVout）连接的钳位电路（10），连接在第一输出端子 ）和传输信道（1）的连接终端（Xdcr）; 以及插入在传输通道（1）的连接端子（Xdcr）和第二输出端子（LVout）之间的开关电路（30）。 有利地，根据本发明，夹紧电路（10）包括夹紧芯（11），复位电路（20），其包括插入在电路节点（XME1，XME2，XME3，XME4，XME3，DME3， 高电压缓冲块（4）和钳位电路（10）的电路节点（XME1，XME2，XME3，XME4，XC1，XC2）与所述晶体管（MB1，XC1，XC2）的导通端子相对应， MB2，MB3，MB4，MC1，MC2）以及开关电路（30），其特征在于，包括高压缓冲块（4）和钳位电路（10）。

    SWITCHING CIRCUIT, SUITABLE TO BE USED IN A TRANSMISSION CHANNEL FOR ULTRASOUND APPLICATIONS
    2.
    发明申请
    SWITCHING CIRCUIT, SUITABLE TO BE USED IN A TRANSMISSION CHANNEL FOR ULTRASOUND APPLICATIONS 审中-公开
    切换电路，适用于超声波应用的传输通道

    公开(公告)号：WO2011079882A1

    公开(公告)日：2011-07-07

    申请号：PCT/EP2010/005931

    申请日：2010-09-29

    Applicant: STMICROELECTRONICS S.R.L. ,  ROSSI, Sandro ,  RICCIARDO, Antonio ,  GHISU, Davide Ugo

    Inventor： ROSSI, Sandro ,  RICCIARDO, Antonio ,  GHISU, Davide Ugo

    IPC: H03K17/0416 ,  H03K17/06 ,  H03K17/16 ,  H03K17/687 ,  B06B1/02

    CPC classification number: H03K17/063 ,  B06B1/0215 ,  H03K17/04163 ,  H03K17/162 ,  H03K17/6872

    Abstract: A switching circuit (30) is described being inserted between a connection terminal (Xdcr) and an output terminal (LVout) of a transmission channel (1) and of the type comprising at least one first and one second switching transistor (MSW1, MSW2) which are high voltage MOS transistors of complementary type inserted, in series to each other and by having respective equivalent or body diodes (DSW1, DSW2) in anti-series, between the connection terminal (Xdcr) and the output terminal (LVout). Advantageously according to the invention, the switching circuit comprises at least one bootstrap circuit (31) connected to respective first and second control terminals (XG1, XG2) of these at least one first and one second switching transistor (MSW1, MSW2), as well as to respective first and second voltage references (VDD_P, VDD_M) and having values of parasite capacities between these first and second control terminals (XG1, XG2) and at least one first and one second bootstrap node (XB1, XB2) of at least one order of magnitude lower with respect to the gate-source capacities (Csw1, Csw2) of these at least one first and one second switching transistor (MSW1, MSW2).

    Abstract translation: 描述了切换电路（30）被插入在传输通道（1）的连接端子（Xdcr）和输出端子（LVout）之间，并且包括至少一个第一和第二开关晶体管（MSW1，MSW2）的类型， （Xdcr）和输出端子（LVout）之间具有反相串联的相应的等效或体二极管（DSW1，DSW2）。 有利地，根据本发明，切换电路包括连接到这些至少一个第一和第二开关晶体管（MSW1，MSW2）的相应的第一和第二控制端子（XG1，XG2）的至少一个自举电路（31），以及 对于相应的第一和第二参考电压（VDD_P，VDD_M），并且具有这些第一和第二控制端子（XG1，XG2）之间的寄生电容值和至少一个第一和第二引导节点（XB1，XB2） 相对于这些至少一个第一和第二开关晶体管（MSW1，MSW2）的栅极 - 源极电容（Csw1，Csw2）的数量级下降。

    CLAMPING CIRCUIT TO A REFERENCE VOLTAGE, IN PARTICULAR TO GROUND, SUITABLE TO BE USED IN A TRANSMISSION CHANNEL FOR ULTRASOUND APPLICATIONS
    4.
    发明申请
    CLAMPING CIRCUIT TO A REFERENCE VOLTAGE, IN PARTICULAR TO GROUND, SUITABLE TO BE USED IN A TRANSMISSION CHANNEL FOR ULTRASOUND APPLICATIONS 审中-公开
    钳位电路适用于超声波应用的传输通道中适用于地面的参考电压

    公开(公告)号：WO2011079881A1

    公开(公告)日：2011-07-07

    申请号：PCT/EP2010/005930

    申请日：2010-09-29

    Applicant: STMICROELECTRONICS S.R.L. ,  ROSSI, Sandro ,  GHISU, Davide Ugo ,  RICCIARDO, Antonio

    Inventor： ROSSI, Sandro ,  GHISU, Davide Ugo ,  RICCIARDO, Antonio

    IPC: H03K17/06 ,  H03K17/687 ,  H03K17/74 ,  B06B1/02

    CPC classification number: H03K17/6872 ,  B06B1/0215 ,  H03K17/06 ,  H03K17/74

    Abstract: A clamping circuit (10) to a voltage reference (GND) is described, of the type comprising at least one clamping core (11) connected to an output terminal (HVout) and having a central node (XC) connected to the voltage reference (GND) and in turn including at least one first and one second clamp transistor (MC1; MC2), connected to the central node (XC) and having respective control terminals (XG1, XG2), the clamping core (11) being also connected at the input to a low voltage input driver block (13). Advantageously according to the invention, the clamping core (11) further comprises at least one first switching off transistor (MS1) connected to the output terminal (HVout) and to the first clamp transistor (MC1), as well as a second switching off transistor (MS2) connected to the output terminal (HVout) and to the second clamp transistor (MC2), these first and second clamp transistors (MC1, MC2) being high voltage MOS transistors of complementary type and these first and second switching off transistors (MS1, MS2) being high voltage MOS transistors of complementary type and connected to the first and second clamp transistors (MC1, MC2) by having the respective equivalent or body diodes in anti-series so as to close themselves when the clamping circuit (10) is active and to sustain positive and negative high voltages when the clamping circuit (10) is not active.

    Abstract translation: 描述了到电压基准（GND）的钳位电路（10），其类型包括连接到输出端子（HVout）的至少一个夹紧芯部（11），并且具有连接到电压基准的中心节点（XC） GND），并且还包括连接到中心节点（XC）并且具有各自的控制端子（XG1，XG2）的至少一个第一和第二钳位晶体管（MC1; MC2），夹紧芯部（11）也连接在 输入到低电压输入驱动器块（13）。 有利地，根据本发明，夹紧芯（11）还包括连接到输出端（HVout）和第一钳位晶体管（MC1）的至少一个第一截止晶体管（MS1）以及第二截止晶体管 （MC2）连接到输出端子（HVout）和第二钳位晶体管（MC2）的这些第一和第二钳位晶体管（MC1，MC2）是互补型高压MOS晶体管，这些第一和第二截止晶体管 ，MS2）是互补型的高电压MOS晶体管，通过使相应的等效或体二极管反串联以便在钳位电路（10）为 当钳位电路（10）未被激活时，它有效并维持正和负的高电压。

Patent Agency Ranking