-
公开(公告)号:US11546450B2
公开(公告)日:2023-01-03
申请号:US17355231
申请日:2021-06-23
Applicant: Texas Instruments Incorporated
Inventor: Anand G. Dabak , Badri N Varadarajan , Il Han Kim , Tarkesh Pande
Abstract: Methods for building, transmitting, and receiving frame structures in power line communications (PLC) are described. Various techniques described herein provide a preamble design using one or more symbols. One or more preamble symbols may be interspersed within a header portion of a PLC frame to facilitate estimation of a frame boundary and/or sampling frequency offset, for example, in the presence of impulsive noise.
-
公开(公告)号:US20210266039A1
公开(公告)日:2021-08-26
申请号:US17315488
申请日:2021-05-10
Applicant: TEXAS INSTRUMENTS INCORPORATED
Inventor: Badri N Varadarajan , Anand Dabak , II Han Kim
Abstract: In a disclosed embodiment, a power line communication (PLC) transmitter includes a forward error correction (FEC) encoder that receives payload data and adds parity information to the data to create an encoded output, a fragmenter that receives the encoded output from the FEC encoder and segments the encoded output into a plurality of fragments, a fragment repetition encoder that receives the plurality of fragments from the fragmenter and copies each of the fragments a selected number of times, and an interleaver that receives the copies of the plurality of fragments from the fragment repetition encoder and interleaves the copies of the plurality of fragments for transmission on a power line.
-
公开(公告)号:US10277276B2
公开(公告)日:2019-04-30
申请号:US15793900
申请日:2017-10-25
Applicant: TEXAS INSTRUMENTS INCORPORATED
Inventor: Il Han Kim , Anand G. Dabak , Badri N Varadarajan
IPC: H04B3/54 , H04L12/911
Abstract: Systems and methods for application profiles and device classes in power line communications (PLCs) are described. In some embodiments, a PLC device has the device class defined by a PHY layer and may include a processor and a memory coupled to the processor. The memory may be configured to store program instructions, which may be executable by the processor to cause the PLC device to communicate with a higher-level PLC apparatus over a power line using a frequency band. The frequency band may be selected based upon an application profile and/or a device class associated with the PLC device. In some implementations, the higher-level PLC apparatus may include a PLC gateway or a data concentrator, and the PLC device may include a PLC modem or the like. Examples of application profiles include access communications, in-premises connectivity, AC charging, and/or DC charging. Device classes may represent a minimum communication data rate and/or an operating frequency band restriction of the PLC device.
-
公开(公告)号:US20250088576A1
公开(公告)日:2025-03-13
申请号:US18952135
申请日:2024-11-19
Applicant: Texas Instruments Incorporated
Inventor: Anand G. Dabak , Badri N Varadarajan , Il Han Kim , Tarkesh Pande
Abstract: Methods for building, transmitting, and receiving frame structures in power line communications (PLC) are described. Various techniques described herein provide a preamble design using one or more symbols. One or more preamble symbols may be interspersed within a header portion of a PLC frame to facilitate estimation of a frame boundary and/or sampling frequency offset, for example, in the presence of impulsive noise.
-
公开(公告)号:US11005530B2
公开(公告)日:2021-05-11
申请号:US16744376
申请日:2020-01-16
Applicant: TEXAS INSTRUMENTS INCORPORATED
Inventor: Badri N Varadarajan , Anand Dabak , Il Han Kim
Abstract: In a disclosed embodiment, a power line communication (PLC) transmitter includes a forward error correction (FEC) encoder that receives payload data and adds parity information to the data to create an encoded output, a fragmenter that receives the encoded output from the FEC encoder and segments the encoded output into a plurality of fragments, a fragment repetition encoder that receives the plurality of fragments from the fragmenter and copies each of the fragments a selected number of times, and an interleaver that receives the copies of the plurality of fragments from the fragment repetition encoder and interleaves the copies of the plurality of fragments for transmission on a power line.
-
公开(公告)号:US10541727B2
公开(公告)日:2020-01-21
申请号:US16200928
申请日:2018-11-27
Applicant: TEXAS INSTRUMENTS INCORPORATED
Inventor: Badri N Varadarajan , Anand Dabak , Il Han Kim
Abstract: In a disclosed embodiment, a power line communication (PLC) transmitter includes a forward error correction (FEC) encoder that receives payload data and adds parity information to the data to create an encoded output, a fragmenter that receives the encoded output from the FEC encoder and segments the encoded output into a plurality of fragments, a fragment repetition encoder that receives the plurality of fragments from the fragmenter and copies each of the fragments a selected number of times, and an interleaver that receives the copies of the plurality of fragments from the fragment repetition encoder and interleaves the copies of the plurality of fragments for transmission on a power line.
-
公开(公告)号:US20170207820A1
公开(公告)日:2017-07-20
申请号:US15476587
申请日:2017-03-31
Applicant: Texas Instruments Incorporated
Inventor: Badri N Varadarajan , Anand Dabak , II Han Kim
CPC classification number: H04B3/54 , H04L1/0041 , H04L1/0071 , H04L69/22 , H04L69/323
Abstract: In a disclosed embodiment, a power line communication (PLC) transmitter includes a forward error correction (FEC) encoder that receives payload data and adds parity information to the data to create an encoded output, a fragmenter that receives the encoded output from the FEC encoder and segments the encoded output into a plurality of fragments, a fragment repetition encoder that receives the plurality of fragments from the fragmenter and copies each of the fragments a selected number of times, and an interleaver that receives the copies of the plurality of fragments from the fragment repetition encoder and interleaves the copies of the plurality of fragments for transmission on a power line.
-
公开(公告)号:US11791862B2
公开(公告)日:2023-10-17
申请号:US17315488
申请日:2021-05-10
Applicant: TEXAS INSTRUMENTS INCORPORATED
Inventor: Badri N Varadarajan , Anand Dabak , Il Han Kim
IPC: H04L29/06 , H04B3/54 , H04L69/22 , H04L1/00 , H04L69/323
CPC classification number: H04B3/54 , H04L1/0041 , H04L1/0071 , H04L69/22 , H04L69/323
Abstract: In a disclosed embodiment, a power line communication (PLC) transmitter includes a forward error correction (FEC) encoder that receives payload data and adds parIty information to the data to create an encoded output, a fragmenter that receives the encoded output from the FEC encoder and segments the encoded output into a plurality of fragments, a fragment repetition encoder that receives the plurality of fragments from the fragmenter and copies each of the fragments a selected number of times, and an interleaver that receives the copies of the plurality of fragments from the fragment repetition encoder and interleaves the copies of the plurality of fragments for transmission on a power line.
-
公开(公告)号:US20230138448A1
公开(公告)日:2023-05-04
申请号:US18148024
申请日:2022-12-29
Applicant: Texas Instruments Incorporated
Inventor: Anand G. Dabak , Badri N Varadarajan , Il Han Kim , Tarkesh Pande
Abstract: Methods for building, transmitting, and receiving frame structures in power line communications (PLC) are described. Various techniques described herein provide a preamble design using one or more symbols. One or more preamble symbols may be interspersed within a header portion of a PLC frame to facilitate estimation of a frame boundary and/or sampling frequency offset, for example, in the presence of impulsive noise.
-
公开(公告)号:US10141978B2
公开(公告)日:2018-11-27
申请号:US15796442
申请日:2017-10-27
Applicant: Texas Instruments Incorporated
Inventor: Badri N Varadarajan , Anand Dabak , II Han Kim
Abstract: In a disclosed embodiment, a power line communication (PLC) transmitter includes a forward error correction (FEC) encoder that receives payload data and adds parity information to the data to create an encoded output, a fragmenter that receives the encoded output from the FEC encoder and segments the encoded output into a plurality of fragments, a fragment repetition encoder that receives the plurality of fragments from the fragmenter and copies each of the fragments a selected number of times, and an interleaver that receives the copies of the plurality of fragments from the fragment repetition encoder and interleaves the copies of the plurality of fragments for transmission on a power line.
-
-
-
-
-
-
-
-
-