-
公开(公告)号：US20210180965A1
公开(公告)日：2021-06-17
申请号：US16941163
申请日：2020-07-28
Applicant: Intel Corporation
Inventor： Ren Wang , Zhonghong Ou , Arvind Kumar , Kristoffer Fleming , Tsung-Yuan C. Tai , Timothy J. Gresham , John C. Weast , Corey Kukis
IPC: G01C21/34 , H04W4/024 , H04W4/029 , H04B17/318 , H04W24/08
Abstract: Technologies for providing information to a user while traveling include a mobile computing device to determine network condition information associated with a route segment. The route segment may be one of a number of route segments defining at least one route from a starting location to a destination. The mobile computing device may determine a route from the starting location to the destination based on the network condition information. The mobile computing device may upload the network condition information to a crowdsourcing server. A mobile computing device may predict a future location of the device based on device context, determine a safety level for the predicted location, and notify the user if the safety level is below a threshold safety level. The device context may include location, time of day, and other data. The safety level may be determined based on predefined crime data. Other embodiments are described and claimed.
-
公开(公告)号：US10891707B2
公开(公告)日：2021-01-12
申请号：US16377315
申请日：2019-04-08
Applicant: Intel Corporation
Inventor： Abhishek R. Appu , Altug Koker , John C. Weast , Mike B. Macpherson , Linda L. Hurd , Sara S. Baghsorkhi , Justin E. Gottschlich , Prasoonkumar Surti , Chandrasekaran Sakthivel , Liwei Ma , Elmoustapha Ould-Ahmed-Vall , Kamal Sinha , Joydeep Ray , Balaji Vembu , Sanjeev Jahagirdar , Vasanth Ranganathan , Dukhwan Kim
Abstract: A mechanism is described for facilitating inference coordination and processing utilization for machine learning at autonomous machines. A method of embodiments, as described herein, includes detecting, at training time, information relating to one or more tasks to be performed according to a training dataset relating to a processor including a graphics processor. The method may further include analyzing the information to determine one or more portions of hardware relating to the processor capable of supporting the one or more tasks, and configuring the hardware to pre-select the one or more portions to perform the one or more tasks, while other portions of the hardware remain available for other tasks.
-
公开(公告)号：US10726514B2
公开(公告)日：2020-07-28
申请号：US15581167
申请日：2017-04-28
Applicant: Intel Corporation
Inventor： Elmoustapha Ould-Ahmed-Vall , Sara S. Baghsorkhi , Anbang Yao , Kevin Nealis , Xiaoming Chen , Altug Koker , Abhishek R. Appu , John C. Weast , Mike B. Macpherson , Dukhwan Kim , Linda L. Hurd , Ben J. Ashbaugh , Barath Lakshmanan , Liwei Ma , Joydeep Ray , Ping T. Tang , Michael S. Strickland
IPC: G06T1/20 , G06F7/483 , G06N3/08 , G06F9/30 , G06N3/04 , G06N3/063 , G06F9/50 , G06F9/38 , G06N20/00 , G06F3/14 , G06T1/60 , G06T15/00
Abstract: One embodiment provides a general-purpose graphics processing unit comprising a dynamic precision floating-point unit including a control unit having precision tracking hardware logic to track an available number of bits of precision for computed data relative to a target precision, wherein the dynamic precision floating-point unit includes computational logic to output data at multiple precisions.
-
公开(公告)号：US20190304054A1
公开(公告)日：2019-10-03
申请号：US16446398
申请日：2019-06-19
Applicant: Intel Corporation
Inventor： Abhishek R. Appu , Altug Koker , Linda L. Hurd , Dukhwan Kim , Mike B. Macpherson , John C. Weast , Feng Chen , Farshad Akhbari , Narayan Srinivasa , Nadathur Rajagopalan Satish , Joydeep Ray , Ping T. Tang , Michael S. Strickland , Xiaoming Chen , Anbang Yao , Tatiana Shpeisman
IPC: G06T1/20 , G06N3/08 , G06N3/04 , G06T15/00 , G09G5/36 , G06F9/30 , G06F3/14 , G06N3/063 , G06F9/38
Abstract: An apparatus to facilitate compute optimization is disclosed. The apparatus includes a mixed precision core to perform a mixed precision multi-dimensional matrix multiply and accumulate operation on 16-bit and/or 32 bit floating-point elements.
-
公开(公告)号：US20190095703A1
公开(公告)日：2019-03-28
申请号：US16123842
申请日：2018-09-06
Applicant: Intel Corporation
Inventor： Barnan Das , Mayuresh M. Varerkar , Narayan Biswal , Stanley J. Baran , Gokcen Cilingir , Nilesh V. Shah , Archie Sharma , Sherine Abdelhak , Praneetha Kotha , Neelay Pandit , John C. Weast , Mike B. Macpherson , Dukhwan Kim , Linda L. Hurd , Abhishek R. Appu , Altug Koker , Joydeep Ray
Abstract: A mechanism is described for facilitating recognition, reidentification, and security in machine learning at autonomous machines. A method of embodiments, as described herein, includes facilitating a camera to detect one or more objects within a physical vicinity, the one or more objects including a person, and the physical vicinity including a house, where detecting includes capturing one or more images of one or more portions of a body of the person. The method may further include extracting body features based on the one or more portions of the body, comparing the extracted body features with feature vectors stored at a database, and building a classification model based on the extracted body features over a period of time to facilitate recognition or reidentification of the person independent of facial recognition of the person.
-
Patent Agency Ranking
公开(公告)号：US10190894B2
公开(公告)日：2019-01-29
申请号：US14998309
申请日：2015-12-26
Applicant: Intel Corporation
Inventor： Glen J. Anderson , John C. Weast , Tobias M. Kohlenberg , Brian D. Johnson
Abstract: Technologies for controlling degradation of a sensor mote including detecting a trigger event and initiating degradation of at least a portion of the sensor mote in response to the trigger event. The trigger event may be embodied as any type of event detectable by the sensor mote such as a trigger signal, particular sensed data, expiration of a reference time period, completion of a task, and so forth. The sensor mote may imitate the degradation by, for example, controlling a valve to release a chemical stored in the sensor mote or allow a substance into the sensor mote.
-
公开(公告)号：US20180315159A1
公开(公告)日：2018-11-01
申请号：US15789565
申请日：2017-10-20
Applicant: Intel Corporation
Inventor： Elmoustapha Ould-Ahmed-Vall , Sara S. Baghsorkhi , Anbang Yao , Kevin Nealis , Xiaoming Chen , Altug Koker , Abhishek R. Appu , John C. Weast , Mike B. Macpherson , Dukhwan Kim , Linda L. Hurd , Ben J. Ashbaugh , Barath Lakshmanan , Liwei Ma , Joydeep Ray , Ping T. Tang , Michael S. Strickland
CPC classification number: G06T1/20 , G06F3/14 , G06F7/483 , G06F9/30014 , G06F9/30185 , G06F9/3863 , G06F9/5044 , G06N3/0445 , G06N3/0454 , G06N3/063 , G06N3/084 , G06T1/60 , G06T15/005
Abstract: One embodiment provides an accelerator module comprising a memory stack including multiple memory dies; a graphics processing unit (GPU) coupled with the memory stack via one or more memory controllers, the GPU including a plurality of multiprocessors having a single instruction, multiple thread (SIMT) architecture, the multiprocessors to execute at least one single instruction; the at least one single instruction to cause at least a portion of the GPU to perform a floating-point operation on input having differing precisions; and the floating-point operation is a two-dimensional matrix multiply and accumulate operation.
-
公开(公告)号：US20180307985A1
公开(公告)日：2018-10-25
申请号：US15495112
申请日：2017-04-24
Applicant: Intel Corporation
Inventor： Abhishek R. Appu , Altug Koker , Joydeep Ray , Balaji Vembu , John C. Weast , Mike B. Macpherson , Dukhwan Kim , Linda L. Hurd , Sanjeev Jahagirdar , Vasanth Ranganathan
CPC classification number: G06N3/08 , G05D1/0088 , G06F9/522 , G06N3/063
Abstract: A mechanism is described for facilitating barriers and synchronization for machine learning at autonomous machines. A method of embodiments, as described herein, includes detecting thread groups relating to machine learning associated with one or more processing devices. The method may further include facilitating barrier synchronization of the thread groups across multiple dies such that each thread in a thread group is scheduled across a set of compute elements associated with the multiple dies, where each die represents a processing device of the one or more processing devices, the processing device including a graphics processor.
-
公开(公告)号：US09924143B2
公开(公告)日：2018-03-20
申请号：US14494146
申请日：2014-09-23
Applicant: INTEL CORPORATION
Inventor： Lenitra M. Durham , Glen J. Anderson , John C. Weast , Giuseppe Raffa
CPC classification number: H04N9/31 , G06F1/163 , G06F3/011 , G06F3/013 , G06F3/041 , H04N9/3173 , H04N9/3179 , H04N9/3194
Abstract: Techniques to project an image from a wearable computing device are provided. A wearable computing device including a projector configured to project an image into a user field of view based on output from one or more sensors and/or images captured by a camera. The wearable computing device can also include a touch input device. The wearable computing device can project an image responsive to a users touch based on signals received from the touch input device.
-
公开(公告)号：US09516381B2
公开(公告)日：2016-12-06
申请号：US14569128
申请日：2014-12-12
Applicant: Intel Corporation
Inventor： John C. Weast , Nicolas C. Galoppo Von Borries
IPC: H04N9/80 , H04N21/443 , H04N5/76 , H04N21/422 , H04N21/439 , H04N21/44 , H04N5/765
CPC classification number: H04N21/4436 , H04N5/76 , H04N5/765 , H04N21/42201 , H04N21/4394 , H04N21/44008
Abstract: Techniques and architecture are disclosed for managing power use during operation of an electronic device capable of processing and/or playback of audio and/or video (AV) content. In some instances, the disclosed techniques/architecture can be used, for example: (1) to stop decoding and/or rendering of AV content upon detecting that a user wishes to stop or is otherwise unable to consume (e.g., hear/listen to or otherwise utilize) such AV content; and/or (2) to continue/re-enable decoding and/or rendering of AV content upon detecting that a user wishes or is otherwise able to continue/resume consumption thereof. In some cases, use of the disclosed techniques/architecture may reduce central processing unit (CPU) cycles, audio digital signal processing (DSP), rendering hardware usage, etc., and/or otherwise make more efficient use of battery charge, and thus may realize an improvement in battery life, for example, for a mobile/battery-operated device capable of AV processing and/or playback.
Abstract translation: 公开了用于管理能够处理和/或播放音频和/或视频（AV）内容的电子设备的操作期间的电力使用的技术和架构。 在某些情况下，可以使用公开的技术/体系结构，例如：（1）在检测到用户希望停止或不能消费时停止对AV内容的解码和/或呈现（例如，听/听 或另外利用）这样的AV内容; 和/或（2）在检测到用户希望或能够继续/恢复其消费时继续/重新启用AV内容的解码和/或呈现。 在某些情况下，使用所公开的技术/架构可以减少中央处理单元（CPU）周期，音频数字信号处理（DSP），渲染硬件使用等，和/或以其他方式更有效地使用电池电荷，因此 可以实现电池寿命的改善，例如，对于能够进行AV处理和/或播放的移动/电池供电的设备。
-
-
-
-
-
-
-
-
-
Search Results
129
records
(took 0.043 seconds)
