-
公开(公告)号:US10033365B2
公开(公告)日:2018-07-24
申请号:US15598339
申请日:2017-05-18
Applicant: TEXAS INSTRUMENTS INCORPORATED
Inventor: Mohammad Elbadry , Robert Floyd Payne , Gerd Schuppener
Abstract: A duty cycle correction circuit includes a charge pump and a controller. The charge pump includes a current source, a first output, and a second output. The charge pump routes current from the current source to the first output during a positive portion of a clock, and routes current from the current source to the second output during a negative portion of the clock. The controller compares charge accumulated from the first output to charge accumulated from the second output over a plurality of clock cycles to determine which of the positive portion of the clock and the negative portion of the clock is longer. The controller also generates a digital value that indicates an amount of adjustment to apply to a duty cycle of the clock based on which of the positive portion of the clock and the negative portion of the clock is longer.
-
公开(公告)号:US09780768B2
公开(公告)日:2017-10-03
申请号:US14927949
申请日:2015-10-30
Applicant: TEXAS INSTRUMENTS INCORPORATED
Inventor: Mohammad Elbadry , Robert Floyd Payne , Gerd Schuppener
CPC classification number: H03K5/1565 , H02M3/07
Abstract: A duty cycle correction circuit includes a charge pump and a controller. The charge pump includes a current source, a first output, and a second output. The charge pump routes current from the current source to the first output during a positive portion of a clock, and routes current from the current source to the second output during a negative portion of the clock. The controller compares charge accumulated from the first output to charge accumulated from the second output over a plurality of clock cycles to determine which of the positive portion of the clock and the negative portion of the clock is longer. The controller also generates a digital value that indicates an amount of adjustment to apply to a duty cycle of the clock based on which of the positive portion of the clock and the negative portion of the clock is longer.
-
公开(公告)号:US20160006101A1
公开(公告)日:2016-01-07
申请号:US14754401
申请日:2015-06-29
Applicant: Texas Instruments Incorporated
Inventor: Robert Floyd Payne , Juan Alejandro Herbsommer , Gerd Schuppener
CPC classification number: H01P3/16 , G02B6/4416 , H01L2223/6677 , H01L2224/16227 , H01L2224/73204 , H01L2924/15192 , H01L2924/15311 , H01P3/121 , H01P3/165 , H01P5/00 , H01P5/087 , H01P5/107 , H01P5/184 , H01P11/001 , H01P11/002 , H01Q1/50 , H01Q19/108 , H01Q19/30 , H04B1/40 , Y10T29/49016 , Y10T29/49826
Abstract: A communication cable includes one or more conductive elements surrounded by a dielectric sheath. The sheath member has a first dielectric constant value. A dielectric core member is placed longitudinally adjacent to and in contact with an outer surface of the sheath member. The core member has a second dielectric constant value that is higher than the first dielectric constant value. A cladding surrounds the sheath member and the dielectric core member. The cladding has a third dielectric constant value that is lower than the second dielectric constant value. A dielectric wave guide is formed by the dielectric core member surrounded by the sheath and the cladding.
Abstract translation: 通信电缆包括由电介质护套包围的一个或多个导电元件。 护套构件具有第一介电常数值。 电介质芯构件被纵向地邻近鞘构件的外表面并与其接触。 芯构件具有比第一介电常数值高的第二介电常数值。 包层围绕护套构件和电介质芯构件。 包层具有低于第二介电常数值的第三介电常数值。 电介质波导由被护套和包层包围的介质芯构件形成。
-
公开(公告)号:US20140285293A1
公开(公告)日:2014-09-25
申请号:US13854954
申请日:2013-04-01
Applicant: Texas Instruments Incorporated
Inventor: Gerd Schuppener , Juan Alejandro Herbsommer , Robert Floyd Payne
IPC: H01P1/04
CPC classification number: H01P3/16 , G02B6/4416 , H01L2223/6677 , H01L2224/16227 , H01L2224/73204 , H01L2924/15192 , H01L2924/15311 , H01P3/121 , H01P3/165 , H01P5/00 , H01P5/087 , H01P5/107 , H01P5/184 , H01P11/001 , H01P11/002 , H01Q1/50 , H01Q19/108 , H01Q19/30 , H04B1/40 , Y10T29/49016 , Y10T29/49826
Abstract: A communication cable includes a dielectric wave guide (DWG) that has a dielectric core member that has a first dielectric constant value and a cladding surrounding the dielectric core member that has a second dielectric constant value that is lower than the first dielectric constant. An RJ45 compatible connector is attached to a mating end of the DWG. The RJ45 connector is configured to retain a complimentary coupling mechanism on a mating end of a second DWG.
Abstract translation: 通信电缆包括具有第一介电常数值的介质芯构件和围绕介电芯构件的包层的电介质波导(DWG),其具有低于第一介电常数的第二介电常数值。 RJ45兼容连接器连接到DWG的配对端。 RJ45连接器被配置为在第二DWG的配合端上保持互补的耦合机构。
-
公开(公告)号:US20140285290A1
公开(公告)日:2014-09-25
申请号:US13854956
申请日:2013-04-01
Applicant: Texas Instruments Incorporated
Inventor: Robert Floyd Payne , Juan Alejandro Herbsommer , Gerd Schuppener
CPC classification number: H01P3/16 , G02B6/4416 , H01L2223/6677 , H01L2224/16227 , H01L2224/73204 , H01L2924/15192 , H01L2924/15311 , H01P3/121 , H01P3/165 , H01P5/00 , H01P5/087 , H01P5/107 , H01P5/184 , H01P11/001 , H01P11/002 , H01Q1/50 , H01Q19/108 , H01Q19/30 , H04B1/40 , Y10T29/49016 , Y10T29/49826
Abstract: A communication cable includes one or more conductive elements surrounded by a dielectric sheath. The sheath member has a first dielectric constant value. A dielectric core member is placed longitudinally adjacent to and in contact with an outer surface of the sheath member. The core member has a second dielectric constant value that is higher than the first dielectric constant value. A cladding surrounds the sheath member and the dielectric core member. The cladding has a third dielectric constant value that is lower than the second dielectric constant value. A dielectric wave guide is formed by the dielectric core member surrounded by the sheath and the cladding.
Abstract translation: 通信电缆包括由电介质护套包围的一个或多个导电元件。 护套构件具有第一介电常数值。 电介质芯构件被纵向地邻近鞘构件的外表面并与其接触。 芯构件具有比第一介电常数值高的第二介电常数值。 包层围绕护套构件和电介质芯构件。 包层具有低于第二介电常数值的第三介电常数值。 电介质波导由被护套和包层包围的介质芯构件形成。
-
公开(公告)号:US20140240187A1
公开(公告)日:2014-08-28
申请号:US13854943
申请日:2013-04-01
Applicant: Texas Instruments Incorporated
Inventor: Juan Alejandro Herbsommer , Gerd Schuppener , Robert Floyd Payne
CPC classification number: H01P3/16 , H01L2223/6677 , H01L2224/16227 , H01L2924/15311 , H01P1/04 , H01P3/121 , H01Q13/00 , H05K1/0239 , H05K1/024 , H05K2201/0187 , H05K2201/0195 , H05K2201/09618 , H05K2201/10098 , Y10T29/49826 , Y10T29/49908
Abstract: A dielectric wave guide (DWG) has a dielectric core member having that has a first dielectric constant value. A cladding surrounding the dielectric core member has a second dielectric constant value that is lower than the first dielectric constant. A mating end of the DWG is configured in a non-planer shape for mating with a second DWG having a matching non-planar shaped mating end.
Abstract translation: 电介质波导(DWG)具有具有第一介电常数值的介质芯构件。 围绕介电芯构件的包层具有低于第一介电常数的第二介电常数值。 DWG的配合端构造成非平面形状,用于与具有匹配的非平面形配合端的第二DWG配合。
-
公开(公告)号:US11411566B2
公开(公告)日:2022-08-09
申请号:US17397954
申请日:2021-08-09
Applicant: Texas Instruments Incorporated
Inventor: Salvatore Luciano Finocchiaro , Tolga Dine , Gerd Schuppener , Siraj Akhtar , Swaminathan Sankaran , Baher Haroun
Abstract: In described examples, a method of operating a charge pump includes a first control signal deactivating a first transistor, and the first control signal's logical complement activating a second transistor to reset the first transistor's DC bias voltage. The first control signal's logical complement deactivates the second transistor, and the first control signal provides a bias voltage to the first transistor to activate it, causing current to be transmitted from an input voltage to an output terminal. A second control signal deactivates a third transistor, and the second control signal's logical complement activates a fourth transistor to reset the second transistor's DC bias voltage. The second control signal's logical complement deactivates the fourth transistor, and the second control signal provides a bias voltage to the third transistor to activate it, causing current to be transmitted from the output terminal to a ground.
-
公开(公告)号:US10291218B2
公开(公告)日:2019-05-14
申请号:US16023643
申请日:2018-06-29
Applicant: TEXAS INSTRUMENTS INCORPORATED
Inventor: Mohammad Elbadry , Robert Floyd Payne , Gerd Schuppener
Abstract: A duty cycle correction circuit includes a charge pump and a controller. The charge pump includes a current source, a first output, and a second output. The charge pump routes current from the current source to the first output during a positive portion of a clock, and routes current from the current source to the second output during a negative portion of the clock. The controller compares charge accumulated from the first output to charge accumulated from the second output over a plurality of clock cycles to determine which of the positive portion of the clock and the negative portion of the clock is longer. The controller also generates a digital value that indicates an amount of adjustment to apply to a duty cycle of the clock based on which of the positive portion of the clock and the negative portion of the clock is longer.
-
19.
公开(公告)号:US09705174B2
公开(公告)日:2017-07-11
申请号:US14555545
申请日:2014-11-26
Applicant: Texas Instruments Incorporated
Inventor: Robert Floyd Payne , Gerd Schuppener , Juan Alejandro Herbsommer
CPC classification number: H01P3/16 , H01P11/006
Abstract: A digital system has a dielectric core waveguide that is formed within a multilayer substrate. The dielectric waveguide has a longitudinal dielectric core member formed in the core layer having two adjacent longitudinal sides each separated from the core layer by a corresponding slot portion formed in the core layer The dielectric core member has the first dielectric constant value. A cladding surrounds the dielectric core member formed by a top layer and the bottom layer infilling the slot portions of the core layer. The cladding has a dielectric constant value that is lower than the first dielectric constant value.
-
公开(公告)号:US09601819B2
公开(公告)日:2017-03-21
申请号:US13854948
申请日:2013-04-01
Applicant: Texas Instruments Incorporated
Inventor: Juan Alejandro Herbsommer , Gerd Schuppener , Robert Floyd Payne
CPC classification number: H01P3/16 , H01L2223/6677 , H01L2224/16227 , H01L2924/15311 , H01P1/04 , H01P3/121 , H01Q13/00 , H05K1/0239 , H05K1/024 , H05K2201/0187 , H05K2201/0195 , H05K2201/09618 , H05K2201/10098 , Y10T29/49826 , Y10T29/49908
Abstract: A dielectric wave guide (DWG) has a dielectric core member that has a first dielectric constant value. A cladding surrounding the dielectric core member has a second dielectric constant value that is lower than the first dielectric constant. A mating end of the DWG is configured for mating with a second DWG having a matching non-planar shaped mating end. A deformable material is disposed on the surface of the mating end of the DWG, such that when mated to a second DWG, the deformable material fills a gap region between the mating ends of the DWG and the second DWG.
-
-
-
-
-
-
-
-
-