Calibrating return time with cross-coupled arbiter/delay circuits to compare clock signals
    25.
    发明授权
    Calibrating return time with cross-coupled arbiter/delay circuits to compare clock signals 失效
    使用交叉耦合仲裁器/延迟电路校准返回时间以比较时钟信号

    公开(公告)号:US07039824B2

    公开(公告)日:2006-05-02

    申请号:US10918209

    申请日:2004-08-13

    CPC classification number: H04L7/0008 H04J3/0682

    Abstract: Calibrating return time includes determining clock calibration information based on clock signals local to a master device and return clock signals corresponding to each of at least two slave devices, storing clock calibration information with respect to each of the slave devices with which the master device will communicate using a bus, and, after the clock calibration information has been stored, resynchronizing data signals that are received from each of the slave devices based on the corresponding stored clock calibration information.

    Abstract translation: 校准返回时间包括基于主设备本地的时钟信号确定时钟校准信息,以及对应于至少两个从设备中的每一个的返回时钟信号,存储关于主设备将与之通信的每个从设备的时钟校准信息 使用总线,并且在存储了时钟校准信息之后,基于相应的存储的时钟校准信息重新同步从每个从设备接收的数据信号。

    Generating and using calibration information

    公开(公告)号:US06665624B2

    公开(公告)日:2003-12-16

    申请号:US09797923

    申请日:2001-03-02

    CPC classification number: G01R31/3191

    Abstract: Generating and using calibration information includes using a test circuit to generate calibration information that is representative of how changes in at least one variable affect operation of a first element of a controlled circuit and using the calibration information to provide control signals to the first element and to at least one other element of the controlled circuit to adjust operation of the first element and the other element to accommodate changes in the variable.

Patent Agency Ranking