METHODS AND SYSTEMS FOR IMPLEMENTING A CONVOLUTION TRANSPOSE LAYER OF A NEURAL NETWORK

    公开(公告)号:US20240169017A1

    公开(公告)日:2024-05-23

    申请号:US18425726

    申请日:2024-01-29

    CPC classification number: G06F17/153 G06N3/063

    Abstract: Methods and systems for performing a convolution transpose operation between an input tensor having a plurality of input elements and a filter comprising a plurality of filter weights. The method includes: dividing the filter into a plurality of sub-filters; performing, using hardware logic, a convolution operation between the input tensor and each of the plurality of sub-filters to generate a plurality of sub-output tensors, each sub-output tensor comprising a plurality of output elements; and interleaving, using hardware logic, the output elements of the plurality of sub-output tensors to form a final output tensor for the convolution transpose.

    ADAPTIVE SHARPENING FOR BLOCKS OF PIXELS
    73.
    发明公开

    公开(公告)号:US20240135505A1

    公开(公告)日:2024-04-25

    申请号:US18373710

    申请日:2023-09-27

    CPC classification number: G06T5/73 G06T3/4053

    Abstract: Methods and processing modules apply adaptive sharpening, for a block of input pixels, to determine a block of output pixels. A block of sharp pixels is obtained based on the block of input pixels, the block of sharp pixels being for representing a sharp version of the block of output pixels. One or more indications of contrast for the block of input pixels is determined. Each of the output pixels of the block of output pixels is determined by performing a respective weighted sum of: (i) a corresponding input pixel in the block of input pixels and (ii) a corresponding sharp pixel in the block of sharp pixels. The weights of the weighted sums are based on the determined one or more indications of contrast for the block of input pixels.

    Hardware Implementation of a Convolutional Neural Network

    公开(公告)号:US20230306248A1

    公开(公告)日:2023-09-28

    申请号:US18132929

    申请日:2023-04-10

    Abstract: A method in a hardware implementation of a Convolutional Neural Network (CNN), includes receiving a first subset of data having at least a portion of weight data and at least a portion of input data for a CNN layer and performing, using at least one convolution engine, a convolution of the first subset of data to generate a first partial result; receiving a second subset of data comprising at least a portion of weight data and at least a portion of input data for the CNN layer and performing, using the at least one convolution engine, a convolution of the second subset of data to generate a second partial result; and combining the first partial result and the second partial result to generate at least a portion of convolved data for a layer of the CNN.

    Hardware implementation of a convolutional neural network

    公开(公告)号:US11625581B2

    公开(公告)日:2023-04-11

    申请号:US15585571

    申请日:2017-05-03

    Abstract: A method in a hardware implementation of a Convolutional Neural Network (CNN), includes receiving a first subset of data having at least a portion of weight data and at least a portion of input data for a CNN layer and performing, using at least one convolution engine, a convolution of the first subset of data to generate a first partial result; receiving a second subset of data comprising at least a portion of weight data and at least a portion of input data for the CNN layer and performing, using the at least one convolution engine, a convolution of the second subset of data to generate a second partial result; and combining the first partial result and the second partial result to generate at least a portion of convolved data for a layer of the CNN.

    Error Allocation Format Selection for Hardware Implementation of Deep Neural Network

    公开(公告)号:US20220327366A1

    公开(公告)日:2022-10-13

    申请号:US17846803

    申请日:2022-06-22

    Inventor: James Imber

    Abstract: Methods for determining a fixed point format for one or more layers of a DNN based on the portion of the output error of the DNN attributed to the fixed point formats of the different layers. Specifically, in the methods described herein the output error of a DNN attributable to the quantisation of the weights or input data values of each layer is determined using a Taylor approximation and the fixed point number format of one or more layers is adjusted based on the attribution. For example, where the fixed point number formats used by a DNN comprises an exponent and a mantissa bit length, the mantissa bit length of the layer allocated the lowest portion of the output error may be reduced, or the mantissa bit length of the layer allocated the highest portion of the output error may be increased. Such a method may be iteratively repeated to determine an optimum set of fixed point number formats for the layers of a DNN.

    Convolutional Neural Network Hardware Configuration

    公开(公告)号:US20220027717A1

    公开(公告)日:2022-01-27

    申请号:US17498618

    申请日:2021-10-11

    Abstract: A method of configuring a hardware implementation of a Convolutional Neural Network (CNN), the method comprising: determining, for each of a plurality of layers of the CNN, a first number format for representing weight values in the layer based upon a distribution of weight values for the layer, the first number format comprising a first integer of a first predetermined bit-length and a first exponent value that is fixed for the layer; determining, for each of a plurality of layers of the CNN, a second number format for representing data values in the layer based upon a distribution of expected data values for the layer, the second number format comprising a second integer of a second predetermined bit-length and a second exponent value that is fixed for the layer; and storing the determined number formats for use in configuring the hardware implementation of a CNN.

Patent Agency Ranking