-
公开(公告)号：US20250125810A1
公开(公告)日：2025-04-17
申请号：US18990415
申请日：2024-12-20
Applicant: Apple Inc.
Inventor： Hongrui Wang , Abbas Komijani , Hideya Oshima , Reetika K Agarwal
Abstract: In a charge pump-based PLL circuit, charge pump output current variation may cause phase instability at an output of a VCO. The output current variation may be caused by low-frequency disturbances (e.g., tuning voltage (Vtune) drift with channel length modulation effect), disturbance in a gate bias voltage of a transistor, or a VDD transient. Such a low-frequency disturbance may occur during initial lock, which may affect phase settling time, or after lock, which may result in phase instability. A replica charge pump and a current filtering and compensation circuit may be implemented at the output of a main charge pump to provide error current compensation to suppress channel length modulation effect, improve phase stability, and reduce phase noise.
-
公开(公告)号：US12199621B2
公开(公告)日：2025-01-14
申请号：US18135343
申请日：2023-04-17
Applicant: Apple Inc.
Inventor： Hongrui Wang , Abbas Komijani , Hideya Oshima , Reetika K Agarwal
Abstract: In a charge pump-based PLL circuit, charge pump output current variation may cause phase instability at an output of a VCO. The output current variation may be caused by low-frequency disturbances (e.g., tuning voltage (Vtune) drift with channel length modulation effect), disturbance in a gate bias voltage of a transistor, or a VDD transient. Such a low-frequency disturbance may occur during initial lock, which may affect phase settling time, or after lock, which may result in phase instability. A replica charge pump and a current filtering and compensation circuit may be implemented at the output of a main charge pump to provide error current compensation to suppress channel length modulation effect, improve phase stability, and reduce phase noise.
-
公开(公告)号：US20250112610A1
公开(公告)日：2025-04-03
申请号：US18478118
申请日：2023-09-29
Applicant: Apple Inc.
Inventor： Tarek Khedr Abdalla Mealy , Nitesh Singhal , Abbas Komijani , Zhengan Yang , Hideya Oshima , Xiaoqiang Li , Zhang Jin
Abstract: A phase shifter circuit may include a multiple phase shifter cells (or cells) to selectively shift a phase of an input signal by a desired phase shift value. For example, each of the phase shifter cells may shift the phase of the input signal by a positive fractional phase shift value or a negative fractional phase shift value. The phase shifter cells may include circuitry to form an inductor-capacitor circuit to provide the negative fractional phase shift value and form a capacitor-inductor circuit to provide the positive fractional phase shift value. The phase shifter cells may receive control signals to form the inductor-capacitor circuit and the capacitor-inductor circuit. An electronic device may include multiple phase shifter circuits to adjust a phase of transmission signals and/or reception signals of phased array antennas.
-
公开(公告)号：US20240348254A1
公开(公告)日：2024-10-17
申请号：US18135343
申请日：2023-04-17
Applicant: Apple Inc.
Inventor： Hongrui Wang , Abbas Komijani , Hideya Oshima , Reetika K Agarwal
CPC classification number: H03L7/0893 , H02M3/07
Abstract: In a charge pump-based PLL circuit, charge pump output current variation may cause phase instability at an output of a VCO. The output current variation may be caused by low-frequency disturbances (e.g., tuning voltage (Vtune) drift with channel length modulation effect), disturbance in a gate bias voltage of a transistor, or a VDD transient. Such a low-frequency disturbance may occur during initial lock, which may affect phase settling time, or after lock, which may result in phase instability. A replica charge pump and a current filtering and compensation circuit may be implemented at the output of a main charge pump to provide error current compensation to suppress channel length modulation effect, improve phase stability, and reduce phase noise.
-
-
-
Search Results
4
records
(took 0.014 seconds)
