公开(公告)号：US10187045B2

公开(公告)日：2019-01-22

申请号：US15217122

申请日：2016-07-22

Applicant: Apple Inc.

Inventor： Victor Zyuban ,  Norman Rohrer ,  Nimish Kabe ,  Neela Lohith Penmetsa

IPC: H03K5/05 ,  H03K19/21 ,  H03K3/037

Abstract: Techniques are disclosed relating to dual-edge triggered (DET) clock gater circuitry. In some embodiments, an apparatus includes a first series of DET clock gater circuits configured, when the DET clock gater circuits are not gating an input clock signal, to provide an output clock signal to sequential circuitry. In some embodiments, ones of the DET clock gater circuits are controlled by respective control signals and are configured to maintain a mode indicator indicating whether or not the DET clock gater circuit is inverting the polarity of its input clock when generating an output clock. In some embodiments, the apparatus also includes a first adjustable delay circuit configured to adjust delay imposed on the output clock signal from the first series of DET clock gater circuits based on the number of DET clock gater circuits in the series that are in a particular mode.

公开(公告)号：US20180026613A1

公开(公告)日：2018-01-25

申请号：US15217122

申请日：2016-07-22

Applicant: Apple Inc.

Inventor： Victor Zyuban ,  Norman Rohrer ,  Nimish Kabe ,  Neela Lohith Penmetsa

IPC: H03K5/05 ,  H03K3/037 ,  H03K19/21

CPC classification number: H03K5/05 ,  H03K3/037 ,  H03K5/131 ,  H03K19/0016 ,  H03K19/21

Abstract: Techniques are disclosed relating to dual-edge triggered (DET) clock gater circuitry. In some embodiments, an apparatus includes a first series of DET clock gater circuits configured, when the DET clock gater circuits are not gating an input clock signal, to provide an output clock signal to sequential circuitry. In some embodiments, ones of the DET clock gater circuits are controlled by respective control signals and are configured to maintain a mode indicator indicating whether or not the DET clock gater circuit is inverting the polarity of its input clock when generating an output clock. In some embodiments, the apparatus also includes a first adjustable delay circuit configured to adjust delay imposed on the output clock signal from the first series of DET clock gater circuits based on the number of DET clock gater circuits in the series that are in a particular mode.