公开(公告)号：US09865486B2

公开(公告)日：2018-01-09

申请号：US15083692

申请日：2016-03-29

Applicant: GLOBALFOUNDRIES INC.

Inventor： Igor Arsovski ,  Jeanne P. Bickford ,  Mark W. Kuemerle ,  Susan K. Lichtensteiger ,  Jeanne H. Raymond

IPC: G01R31/26 ,  H01L21/66 ,  H01L21/67 ,  G06F17/50 ,  G01R31/28

CPC classification number: H01L21/67271 ,  G01R31/2882 ,  G01R31/3004 ,  G01R31/31718 ,  G06F17/5036 ,  G06F17/5081 ,  G06F2217/10 ,  G06F2217/78 ,  G06F2217/84 ,  H01L21/67253 ,  H01L22/14

Abstract: Systems and methods for optimizing timing/power risk SVB using a customer-supplied, non-linear voltage slope. Chips are manufactured according to an integrated circuit design. The minimum operating voltage and hardware variations for each device in the design is determined and a process distribution for the chips is divided into process windows. Vmax and Vmin to support system frequency are determined for each process window. Vmin vs. process-bin mean and sigma sensitivity is calculated using information about specific devices. The voltage for each process window that generates Vmin for specific devices is identified. Power at the slow end and fast end of each process window is evaluated using the voltage to support system frequency. Pmax is determined. Vmax for each process window that generates Pmax is determined. A voltage is identified between Vmin and Vmax that maximizes the timing margin for system frequency while minimizing risk for Pmax. The chips are sorted into different process windows, based on the voltage identified.