公开(公告)号：US11769545B2

公开(公告)日：2023-09-26

申请号：US17498788

申请日：2021-10-12

Applicant: GLOBALFOUNDRIES U.S. Inc.

Inventor： Vivek Raj ,  Vinayak R. Ganji ,  Shivraj G. Dharne

IPC: G11C8/08 ,  G11C11/408 ,  G11C11/4096 ,  G11C11/4074 ,  G11C11/4076

CPC classification number: G11C11/4085 ,  G11C11/4074 ,  G11C11/4076 ,  G11C11/4096

Abstract: Disclosed are embodiments of a low-leakage row decoder and a memory circuit incorporating the row decoder. The row decoder includes wordline driver circuitry including first devices (pre-drivers) and second devices (wordline drivers). Each second device is connected in series between a first device and a wordline for a row in a memory array. The first devices can be directly connected to a positive supply voltage rail and connected to a ground rail through a footer. The second devices can be connected to the positive supply voltage rail through a header and directly connected to the ground rail. The on/off states of the header and footer are controlled by clock signal-dependent control signals so that they are either concurrently on or off. With this configuration, leakage power consumption of the wordline driver circuitry is minimized while the memory structures as idle and also while it operates in a normal active mode.

公开(公告)号：US20230115230A1

公开(公告)日：2023-04-13

申请号：US17498788

申请日：2021-10-12

Applicant: GLOBALFOUNDRIES U.S. Inc.

Inventor： Vivek Raj ,  Vinayak R. Ganji ,  Shivraj G. Dharne

IPC: G11C11/408 ,  G11C11/4076 ,  G11C11/4074 ,  G11C11/4096

Abstract: Disclosed are embodiments of a low-leakage row decoder and a memory circuit incorporating the row decoder. The row decoder includes wordline driver circuitry including first devices (pre-drivers) and second devices (wordline drivers). Each second device is connected in series between a first device and a wordline for a row in a memory array. The first devices can be directly connected to a positive supply voltage rail and connected to a ground rail through a footer. The second devices can be connected to the positive supply voltage rail through a header and directly connected to the ground rail. The on/off states of the header and footer are controlled by clock signal-dependent control signals so that they are either concurrently on or off. With this configuration, leakage power consumption of the wordline driver circuitry is minimized while the memory structures as idle and also while it operates in a normal active mode.