中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

15 records (took 0.015 seconds)

    Atomic cross-media writes on a storage device
    2.
    发明授权
    Atomic cross-media writes on a storage device 有权

    公开(公告)号：US10915267B2

    公开(公告)日：2021-02-09

    申请号：US15833955

    申请日：2017-12-06

    Applicant: Intel Corporation

    Inventor： Sanjeev N. Trika ,  Peng Li ,  Jawad B. Khan ,  Myron Loewen

    IPC: G06F3/06 ,  H04L29/08 ,  G06F11/07

    Abstract: Examples include techniques for implementing a write transaction to two or more memory devices in a storage device. In some examples, the write transaction includes an atomic write transaction from an application or operating system executing on a computing platform to a storage device coupled with the computing platform. For these examples, the storage device includes a storage controller to receive an atomic multimedia write transaction request to write first data and second data; cause the first data to be stored in a first memory device, and cause the second data to be stored in a second memory device, simultaneously and atomically.

    Non-volatile file update media
    3.
    发明授权
    Non-volatile file update media 有权

    公开(公告)号：US10884916B2

    公开(公告)日：2021-01-05

    申请号：US15939398

    申请日：2018-03-29

    Applicant: Intel Corporation

    Inventor： Sanjeev Trika ,  Jawad Khan ,  Peng Li ,  Myron Loewen

    IPC: G06F12/02 ,  G06F3/06 ,  G06F21/62 ,  G06F16/16 ,  G06F16/18 ,  G11C13/00

    Abstract: An embodiment of a mass storage apparatus may include first non-volatile media, second non-volatile media which provides a relatively larger write granularity as compared to the first non-volatile media, and logic communicatively coupled to the first and second non-volatile media to direct an access request to one of the first non-volatile media and the second non-volatile media based on an indication from an operating system. An embodiment of a host computing apparatus may include a processor, memory communicatively coupled to the processor, and logic communicatively coupled to the processor to provide an indication for a file system-related access request to a mass storage device based on a granularity size for the file system-related access request. Other embodiments are disclosed and claimed.

    Indirection structure prefetch based on prior state information
    4.
    发明授权
    Indirection structure prefetch based on prior state information 有权

    公开(公告)号：US10466917B2

    公开(公告)日：2019-11-05

    申请号：US15721493

    申请日：2017-09-29

    Applicant: Intel Corporation

    Inventor： Myron Loewen ,  Sanjeev N. Trika

    IPC: G06F3/06 ,  G06F12/02

    Abstract: An embodiment of a semiconductor package apparatus may include technology to determine prior state information corresponding to one or more of a power state, a system state, a device state, and an operating system state, and load an indirection structure for a persistent storage media in the background based on the prior state information. Other embodiments are disclosed and claimed.

    Scalable MCTP infrastructure
    6.
    发明授权
    Scalable MCTP infrastructure 有权

    公开(公告)号：US11960439B2

    公开(公告)日：2024-04-16

    申请号：US17690950

    申请日：2022-03-09

    Applicant: Intel Corporation

    Inventor： Janusz Jurski ,  Myron Loewen ,  Mariusz Oriol ,  Patrick Schoeller ,  Jerry Backer ,  Richard Marian Thomaiyar ,  Eliel Louzoun ,  Piotr Matuszczak

    IPC: G06F15/82 ,  G06F21/62

    CPC classification number: G06F15/82 ,  G06F21/6218

    Abstract: Methods and apparatus for scalable MCTP infrastructure. A system is split into independent MCTP domains, wherein each MCTP domain uses Endpoint Identifiers (EIDs) for endpoint devices within the MCTP domain in a manner similar to conventional MCTP operations. A new class of MCTP devices (referred to as a Domain Controllers) is provided to enable inter-domain communication and communication with global devices. Global traffic originators or receivers like a BMC (Baseboard Management Controller), Infrastructure Processing Unit (IPU), Smart NIC (Network Interface Card), Debugger, or PROT (Platform Root or Trust) discover and establish two-way communication through the Domain Controllers to any of the devices in the target domain(s). The Domain Controllers are configured to implement tunneled connections between global devices and domain endpoint devices. The tunneled connections may employ encapsulated messages with outer and inner headers and/or augmented MCTP messages with repurposed fields used to store source and destination EIDs.

    I3C PENDING READ WITH RETRANSMISSION
    9.
    发明公开
    I3C PENDING READ WITH RETRANSMISSION 审中-公开

    公开(公告)号：US20240281403A1

    公开(公告)日：2024-08-22

    申请号：US18648648

    申请日：2024-04-29

    Applicant: Intel Corporation

    Inventor： Janusz Jurski ,  Enrico David Carrieri ,  Amit Kumar Srivastava ,  Matthew A. Schnoor ,  Myron Loewen

    IPC: G06F13/42 ,  G06F9/54 ,  G06F13/24 ,  G06F13/362

    CPC classification number: G06F13/4291 ,  G06F9/542 ,  G06F13/24 ,  G06F13/362

    Abstract: Embodiments of the present disclosure may relate to apparatus, process, or techniques in a I3C protocol environment that include identifying a pending read notification message by a slave device to be sent to a master device to indicate that the data is available to be read by the master device from a buffer associated with the slave device. The pending read notification may be subsequently transmitted to the master device. Subsequently, until the data in the buffer has been read by the master device, the slave device may wait an identified amount of time that is less than a value of a timeout of the master device, and retransmit the pending read notification message to the master device. Other embodiments may be described and/or claimed.

    I3C pending read with retransmission
    10.
    发明授权
    I3C pending read with retransmission 有权

    公开(公告)号：US12013806B2

    公开(公告)日：2024-06-18

    申请号：US17128384

    申请日：2020-12-21

    Applicant: Intel Corporation

    Inventor： Janusz Jurski ,  Enrico David Carrieri ,  Amit Kumar Srivastava ,  Matthew A. Schnoor ,  Myron Loewen

    IPC: G06F13/42 ,  G06F9/54 ,  G06F13/24 ,  G06F13/362

    CPC classification number: G06F13/4291 ,  G06F9/542 ,  G06F13/24 ,  G06F13/362

    Abstract: Embodiments of the present disclosure may relate to apparatus, process, or techniques in a I3C protocol environment that include identifying a pending read notification message by a slave device to be sent to a master device to indicate that the data is available to be read by the master device from a buffer associated with the slave device. The pending read notification may be subsequently transmitted to the master device. Subsequently, until the data in the buffer has been read by the master device, the slave device may wait an identified amount of time that is less than a value of a timeout of the master device, and retransmit the pending read notification message to the master device. Other embodiments may be described and/or claimed.

Patent Agency Ranking