-
公开(公告)号：US11645155B2
公开(公告)日：2023-05-09
申请号：US17249155
申请日：2021-02-22
Applicant: NXP B.V.
Inventor： Arjun Pal Chowdhury , Nancy Hing-Che Amedeo , Jehoda Refaeli
CPC classification number: G06F11/141 , G06F11/0772 , G06F11/1428 , G06F11/1441 , G06F13/4027 , G06F13/4068
Abstract: A data processing system includes a system interconnect, a first master, and a bridge circuit. The bridge circuit is coupled between the first master and the system interconnect. The bridge circuit is configured to, in response to occurrence of an error in the first master, isolate the first master from the system interconnect, wherein the isolating by the bridge circuit is performed while the first master has one or more outstanding issued write commands to the system interconnect which have not been completed. The bridge circuit is further configured to, after isolating the first master from the system interconnect, complete the one or more outstanding issued write commands while the first master remains isolated from the system interconnect.
-
公开(公告)号：US20220269563A1
公开(公告)日：2022-08-25
申请号：US17249155
申请日：2021-02-22
Applicant: NXP B.V.
Inventor： Arjun Pal Chowdhury , Nancy Hing-Che Amedeo , Jehoda Refaeli
Abstract: A data processing system includes a system interconnect, a first master, and a bridge circuit. The bridge circuit is coupled between the first master and the system interconnect. The bridge circuit is configured to, in response to occurrence of an error in the first master, isolate the first master from the system interconnect, wherein the isolating by the bridge circuit is performed while the first master has one or more outstanding issued write commands to the system interconnect which have not been completed. The bridge circuit is further configured to, after isolating the first master from the system interconnect, complete the one or more outstanding issued write commands while the first master remains isolated from the system interconnect.
-
Search Results
2
records
(took 0.012 seconds)
