METHOD AND SYSTEM FOR FREQUENT CHECKPOINTING
    2.
    发明申请
    METHOD AND SYSTEM FOR FREQUENT CHECKPOINTING 审中-公开
    常规检查方法和系统

    公开(公告)号:US20140149792A1

    公开(公告)日:2014-05-29

    申请号:US14170016

    申请日:2014-01-31

    Applicant: VMware, Inc.

    Abstract: A virtualization platform provides fault tolerance for a primary virtual machine by continuously transmitting checkpoint information of the primary virtual machine to a collector process, such as a backup virtual machine. When implemented on a hardware platform comprising a multi-processor that supports nested page tables, the virtualization platform leverages the nested page table support to quickly identify memory pages that have been modified between checkpoints. The backup virtual machine provides feedback information to assist the virtualization platform in identifying candidate memory pages for transmitting actual modifications to the memory pages rather than the entire memory page as part of the checkpoint information. The virtualization platform further maintains a modification history data structure to identify memory pages that can be transmitted simultaneous with the execution of the primary virtual machine rather than while the primary virtual machine has been stunned.

    Abstract translation: 虚拟化平台通过将主虚拟机的检查点信息连续传送到诸如备份虚拟机的收集器进程来为主虚拟机提供容错。 当在包含支持嵌套页表的多处理器的硬件平台上实现时,虚拟化平台利用嵌套页表支持来快速识别在检查点之间已经被修改的内存页。 备份虚拟机提供反馈信息,以帮助虚拟化平台识别用于发送对存储器页的实际修改的候选存储器页,而不是作为检查点信息的一部分的整个存储器页。 虚拟化平台还维护修改历史数据结构,以识别可以与主虚拟机的执行同时发送的存储器页面,而不是在主虚拟机被击晕时。

    SYNCHRONIZING A TRANSLATION LOOKASIDE BUFFER WITH PAGE TABLES
    5.
    发明申请
    SYNCHRONIZING A TRANSLATION LOOKASIDE BUFFER WITH PAGE TABLES 审中-公开
    与页面表同步翻译书签缓冲区

    公开(公告)号:US20160085686A1

    公开(公告)日:2016-03-24

    申请号:US14954346

    申请日:2015-11-30

    Applicant: VMware, Inc.

    Abstract: The translation lookaside buffer (TLB) of a processor is kept in synchronization with a guest page table by use of an indicator referred to as a “T” bit. The T bit of the NPT/EPT entries mapping the guest page table are set when a page walk is performed on the NPT/EPT. When modifications are made to pages mapped by NPT/EPT entries with their T bit set, changes to the TLB are made so that the TLB remains in synchronization with the guest page table. Accordingly, record/replay of virtual machines of virtualized computer systems may be performed reliably with no non-determinism introduced by stale TLBs that fall out of synchronization with the guest page table.

    Abstract translation: 处理器的翻译后备缓冲器(TLB)通过使用称为“T”位的指示符与访客页表保持同步。 在NPT / EPT上执行页面移动时,设置映射访客页表的NPT / EPT条目的T位。 当对具有T位置位的NPT / EPT条目映射的页面进行修改时,进行TLB的更改,使得TLB与访客页表保持同步。 因此,可以可靠地执行虚拟化计算机系统的虚拟机的记录/重放,而不会由与访客页表不同步的失效TLB引入非确定性。

Patent Agency Ranking