-
公开(公告)号:US20240256383A1
公开(公告)日:2024-08-01
申请号:US18218849
申请日:2023-07-06
Applicant: Western Digital Technologies, Inc.
Inventor: Ganesh Kumar PATHIRAKANI , Dattatreya NAYAK , Venkatesh RAMADOSS , Tarun NIMMAGADDA
IPC: G06F11/10
CPC classification number: G06F11/1092 , G06F11/108
Abstract: A data storage device includes a memory device and a controller coupled to the memory device. The controller is configured to operate under at least a first device protocol and a second device protocol, where the first and second device protocols have different endurance and protection requirements. When data is programmed to the memory device using the first device protocol, but is read from the memory device using the second device protocol, the differing endurance and protection requirements may cause issues in reading the data. In order to alleviate the issues, during idle time of the second device protocol, the controller may program the data using the endurance and protection requirements of the second device protocol to a different portion of the memory device so that the data may be read using either or both device protocols with the appropriate recovery information.