METHOD AND APPARATUS FOR INDEPENDENTLY RESETTING PROCESSORS AND CACHE CONTROLLERS IN MULTIPLE PROCESSOR SYSTEMS
Abstract:
A method and system for independently resetting primary and secondary processors 20 and 120 respectively under program control in a multiprocessor, cache memory system. Processors 20 and 120 are reset without causing cache memory controllers 24 and 124 to reset.
Information query
Patent Agency Ranking
0/0